OPERATIONS MANUAL

Z80 Starter System

sds SD Systems

Z80 STARTER KITTM OPERATIONS MANUAL

S.D. Systems and Micro Design Concepts reserves the right to make changes to this publication at any time and without notice. The information furnished herein is believed to be accurate and reliable. However, no responsibility is assumed by S.D. Systems or Micro Design Concepts for its use; nor for any infringements of patents or other rights of third parties resulting from its use.

Copyright © 1978 by Micro Design Concepts
All Rights Reserved

August 1978 Rev. A January 1979

TABLE OF CONTENTS

SECTION	DESCRIPTION	PAGE
1 1-1 1-2 1-3 1-4	INTRODUCTION	1-1 1-1 1-2 1-4 1-7
2 2-1 2-2 2-3	CONSTRUCTION	2-1 2-1
3-1 3-2 3-4 3-5 3-7 3-9 11234-15 3-11234-15 3-1134-15 3-11890	REGISTER EXAMINE ALTERNATE REGISTER EXAMINE BREAKPOINTS SINGLE STEP EXECUTE CASSETTE DUMP CASSETTE LOAD EPROM PROGRAMMER	3-1 3-2 3-3-4 3-6 3-9 3-14 3-17 3-17 3-17 3-17 3-20 3-22
4 4-1 4-2 4-3 4-56 78 4-78 4-11	HARDWARE DESCRIPTION GENERAL CLOCK CIRCUITRY Z80-CPU Z80-PIO Z80-CTC KEYBOARD AND DISPLAY AUDIO CASSETTE INTERFACE EPROM PROGRAMMER MEMORY DECODING PORT DECODING	4-1

TABLE OF CONTENTS

SECTION		DESCRIPTION	PAGE
4-12 4-13 4-14 4-15 4-16		SINGLE STEP LOGIC. PROM1 RESTART INTERRUPT DAISY CHAIN S-100 BUS INTERFACE WIRE WRAP AREA	4-10 4-10 4-11 4-11 4-12
5 5-1 5-2 5-3 5-4 5-6		EXAMPLE PROGRAMS USING ZBUG COMMANDS CALCULATING RELATIVE ADDRESS WRITING TO THE DISPLAY INTERRUPT DRIVEN DELAY GENERATE AN INTERRUPT FROM THE PIO USING THE Z80 STARTER KIT AS AN EPROM PROGRAMMER	5-1 5-4 5-7 5-7 5-10 5-11
APPENDIX	I	SCHEMATIC DIAGRAM, ASSEMBLY DRAWING, PARTS LIST	
APPENDIX	II	ZBUG MONITOR LISTING	
APPENDIX	III	SOLDERING AND ASSEMBLY TECHNIQUES	

SECTION 1

INTRODUCTION

1-1 GENERAL

Congratulations on your choice of the Z80 STARTER KIT!

This kit has been designed to be the best value on the market for the hobbiest/experimenter/student who wants to learn about and work with microcomputers. Its expansion capabilities are limited only by your imagination with the on-board wire wrap area and the two optional S-100 bus connectors. Compatibility with S-100 provides you with a varied selection of modules from several manufacturers to accomplish your task whether it be learning, running Basic, or industrial control. Use of this expansion capability is entirely optional, as the Z80 STARTER KIT enclosed is a fully functional microcomputer with debug Monitor (ZBUG) by the addition of a 5 volt power supply.

The choice of the Z80 Microprocessor as the "brains" of this kit was no accident. The Z80 is the most powerful 8-bit machine available on the market, as its instruction set capability and throughput exceeds that of any other 8-bit machine available. Its vast instruction set of 158 instruction types and clear, easy-to-learn mnemonics make it an ideal processor on which to learn assembly language programming. The 8080A instruction set is a subset of the Z80's, so that programs written for the 8080A will run on the Z80 allowing you access to many programs written for the 8080A and documented in the trade and personal computing magazines. The straightforward

hardware architecture (no multiplexing) of the Z80 make it ideal for the experimenter who wants to connect other peripherals or custom circuitry onto the bus. The Z80's indexing capability, 16-bit Op Codes, and 16-bit Arithmetic operations provide features normally found only in a 16-bit minicomputer.

Two forms of permanent storage for your programs have been provided in the Z80 STARTER KIT. The first is a Kansas City Standard audio cassette interface that can be used with inexpensive home audio recorders. Programs can be transferred from RAM to cassette tape using this feature, providing an inexpensive method of saving and reloading your programs. Second, on-line Non-Volatile memory has been provided in the form of two EPROM sockets on the Z80-CPU bus and an EPROM Programmer for 2758/2716 5 volt only EPROMs. With this facility, user programs can be placed in EPROM and on the bus for immediate access by the Z80-CPU.

1-2 USES FOR THE Z80 STARTER KIT

The Z80 STARTER KIT was designed with five major types of user in mind. These are the computer hobbiest, electronics experimenter, amateur radio operator, instructor/student, and industrial OEM evaluation/control.

The computer hobbiest may have experience with other microcomputers or minicomputers, but needs a low-cost method to get "hands on" experience with the Z80. The diagnostic capability of the Z80 STARTER KIT and its mass storage facilities provide the user with the capability to meet this goal.

The expansion capabilities make it possible to add memory and a CRT Interface in order to turn the KIT into a BASIC terminal for high level language experience.

The electronics experimenter is probably familiar with TTL integrated circuits and is looking for a low-cost method to "get into microcomputing". The wire wrap area with the Z80-CPU signals brought to wire wrap pins is intended for those who want to connect additional circuitry onto the Z80 bus for experimentation. With the on-board keyboard and display, no computer peripherals such as Teletypes are required to communicate with and to control the Z80-CPU. The experimenter can easily learn how to substitute Z80 instructions for gates, flip-flops, adders, and shift registers.

The amateur radio operator may be looking for methods to integrate computers into his "shack" in order to more fully automate his station. Areas the power of the Z80 could be used is in automatic keying - the key could be connected to the Z80-PIO and the Z80 Microcomputer programmed to make precise "dits" and "dahs". A Morse code to ASCII conversion program could be written for the Z80 STARTER KIT to allow the operator to type on an ASCII keyboard and view a CRT Display while communicating in Morse code.

An instructor of, or a student in a course in microcomputers, can use the Z80 STARTER KIT to provide a low-cost method to provide lab experience with a microcomputer. Each student could have his own cassette of the program being developed and would load it into the Z80 STARTER KIT(s) during

the lab session in order to debug it. Timeshare could be used as a supplement to provide experience in Assembly Language Programming, but "hands on" experience at the hardware level is needed to gain a working knowledge of microcomputers. The timeshare charges from one class would be sufficient to equip an entire lab with Z80 STARTER KITS!

The engineer in industry can use the Z80 STARTER KIT as an evaluation tool in order to determine if microcomputers, or the Z80 in particular, can solve the problem. Short programs or benchmarks can be written and debugged using the diagnostic features of the ZBUG Monitor (Single Step, Breakpoints, etc.). The Restart to EPROM feature of the KIT would allow its use as a dedicated computer in a test fixture or process control system. Whenever power was applied, the KIT would begin to run the Control Program in EPROM. The integral Keyboard/Display and the ZBUG Monitor would also be available should debugging be required in the final installation.

1-3 Z80 OVERVIEW

The Z80 component set is a third generation design based on the Intel 8080A. The Z80 has at its base the entire 8080A instruction set with an additional 80 instruction types added (158 total). The Z80-CPU hardware configuration with no multiplexed signals and a simple to generate TTL compatible single phase clock is straightforward and easy to understand. Enhanced features such as Relative Addressing, two 16-bit Index Registers, bit addressing, full Rotates and Shifts, 22 CPU

Registers, 16-bit Arithmetic capability, Block operations, dynamic memory refresh, and 16-bit Op Codes make the Z80 a more flexible and more powerful Microcomputer than any other 8-bit machine available including: 8080A/8085, 6502, or the 6800/6802. It is this computing power that has made the Z80 STARTER KIT possible.

Included in the Z80 STARTER KIT is the MOSTEK Z80 Micro-Reference Manual. This is a summary of the Z80 Instruction Set and will be used in the following discussion. Further information on the Z80 can be found in Section 1-4. The cover shows the Z80-CPU registers as viewed by the programmer. The main register set is exactly the same as those in an 8080A/8085 and are used by the 8080A compatible instructions. The alternate register set is an exact duplicate of the main set and is a unique feature to the Z80. These registers can be used to handle additional variables/flags, or can be used to preserve the status of the Z80-CPU during an interrupt or subroutine. The Special Purpose Registers contain the two 16-bit Index Registers, the I register used to provide the fast Z80 Mode 2 interrupts, the R register used in dynamic memory refresh, the Stack Pointer, and the Program Counter.

Page 1 is a summary of the Z80 Flag (F) Register and how instruction types affect it. Pages 2 and 3 are a summary of the 8-bit load operations. Those blocks shaded are the instruction Op Codes compatible with the 8080A. Unshaded blocks are the new Z80 instructions. The new instructions deal with Indexed loads, as the 8080A has a rather complete 8-bit load

group. Page 3 details each instruction -- additional information is provided in the Z80 Programming Manual. The 16-bit loads on pages 4 and 5 show the addition of the load and store of the two Index Registers. BC and DE have additional pointer capability, as they can be loaded directly from memory without having to go through HL. The Exchange group shows the Z80 Block Operations which are complete subroutines implemented in a single Z80 instruction. The Exchange instructions allow the programmer access to the Alternate Registers. Pages 8 and 9 contain the 8-bit arithmetic instructions, most of which are compatible with the 8080A. The indexed operations show up here as new instructions. Pages 10 and 11 contain some miscellaneous instructions. New instructions include the 2's complement (negate) and interrupt mode selection. Mode zero emulates an 8080A, while Mode 2 is used by Z80 Peripherals such as the Z80-PIO and Z80-CTC included in this kit.

The 16-bit arithmetic instructions allow additions with the index registers for pointer address modifications. Two new instructions (ADC and SBC) use the HL register pair as a 16-bit accumulator providing 16-bit arithmetic capability normally found only in minicomputers. Pages 14 and 15 detail all of the new Rotates and Shifts added to the 8080A subset. Note that these instructions can also operate on memory with the HL, IX, and IY registers as pointers much like the 6800. The RLD and RRD instructions allow the packing and unpacking of BCD digits from memory to the accumulator. The Bit Manipulation Group allows the programmer to address any one bit in

memory or the CPU registers. Individual bits can be tested, reset, and set. On pages 18 and 19 the Relative Jump additions, which allow two byte jumps rather than the 8080A three byte jumps are described. The hexadecimal arithmetic capability of the ZBUG Monitor make Relative Jump offsets easy to calculate. The Call and Return group is the same with the addition of two new Return instructions (RETI and RETN). is decoded by the Z80 Peripherals to signal the end of an Interrupt Service Routine and RETN is used to exit Non-Maskable Interrupts. Several new instructions have been added to the Input and Output group on pages 22 and 23. These new instructions allow the use of the C register as a pointer to the port, and data can be transferred from all 8-bit CPU registers to the I/O Port. The Block I/O instructions also use C as the port pointer with HL used as the memory buffer pointer. 24 is a summary of the Z80-CPU Interrupt Structure which will be useful when programming an interrupt driven system. 25 and 26 are programming summaries for the Z80-PIO and CTC.

1-4 ADDITIONAL INFORMATION

Additional information on the Z80 hardware and software is available from your local dealer or S.D. Sales. References are given below in two catagories:

General information on Microcomputers

1) An Introduction to Microcomputers, Volume 0The Beginner's Book, Osborne and Associates.

If you know nothing about computers, then this is the book for you. It introduces computer logic and terminology in language a beginner can understand. Computer software, hardware, and component parts are described, and simple explanations are given for how they work. The text is supplemented with creative illustrations and numerous photographs. Volume 0 prepares the novice for Volume 1. (300 pages)

2) An Introduction to Microcomputers, Volume 1-Basic Concepts, Osborne and Associates.

This best selling text describes hardware and programming concepts common to all microprocessors. These concepts are explained clearly and thoroughly, beginning at an elementary level.

(350 pages)

More information on the Z80

- 1) Z80-CPU Technical Manual, MOSTEK/Zilog.
- 2) Z80_CTC Technical Manual, MOSTEK/Zilog.
- 3) Z80-PIO Technical Manual, MOSTEK/Zilog.

These manuals completely describe the three Z80 chips that form the heart of the Z80 STAR-TER KIT.

4) Z80 Programming Manual, MOSTEK/Zilog.

A complete description of how every Z80 instruction operates—the absolute reference when programming the Z80.

5) Z80 Programming for Logic Design, Osborne and Associates.

Describes programming/logic design tradeoffs.

Detailed examples to illustrate effective usage of microprocessors in traditional digital applications.


SECTION 2

CONSTRUCTION

2-1 INTRODUCTION

The Z80 STARTER KIT is intended for those people who have had some prior experience with kit building and digital electronics. If you do not fall into this catagory, it is highly recommended that you find an experienced person to help you in assembly and check out of the board. Appendix I shows the parts list for the Z80 STARTER KIT.

- 2-2 ASSEMBLY PROCEDURE Check () when done.
- () 1. Install the nylon legs and metal screws in the holes spread around the board. Use Figure 2-1 to locate holes for the nylon legs. Do not overtighten the screws (finger tight is OK) or be concerned if the metal screws touch a PC etch run this is normal.
- () 2. Install the IC sockets in their proper locations as follows: (Pin 1 alignment is shown with a ".")
 - () a. Three 8-pin sockets at U4, U5, and U6.
 - () b. Twelve 14-pin sockets at U7, U14, U36, U37, U39, U40, U41, U42, U43, U44, U45, and U46.
 - () c. Eleven 16-pin sockets at U15, U24, U25, U26, U27, U28, U29, U30, U31, U35, and U47.
 - () d. Four 20-pin sockets at U11, U12, U13, and U48.



V = NYLON LEG LOCATION

FIGURE 2-1

NYLON LEG MOUNTING DIAGRAM

- () e. Three 24-pin sockets at U32, U33, and U34.
- () f. One 28-pin socket at U10.
- () g. Two 40-pin sockets at U8 and U9.
- () 3. Install the resistors as follows:
 - () a. R3, R6, R9, R12, R15, R18, R21 68 Ohm, $\frac{1}{4}$ W, 5% (Blue, Grey, Black)
 - () b. R22, R46 330 Ohm, $\frac{1}{4}W$, 5% (Orange, Orange, Brown)
 - () c. R23, R27, R28, R33, R43, R45, R48 1K Ohm, $\frac{1}{4}$ W, 5% (Brown, Black, Red)
 - () d. R2, R5, R8, R11, R14, R17, R20 4.7K Ohm, $\frac{1}{4}$ W, 5% (Yellow, Violet, Red)
 - () e. R1, R4, R7, R10, R13, R16, R19, R25, R30, R34, R35, R36, R37, R38, R39, R40, R41, R42, R47, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59 10K Ohm, \(\frac{1}{4}\text{W}\), 5% (Brown, Black, Orange)
 - () f. R26, R31, R49 100K Ohm, $\frac{1}{4}$ W, 5% (Brown, Black, Yellow)
 - () g. R24 220K Ohm, $\frac{1}{4}$ W, 5% (Red, Red, Yellow)
 - () h. R29, R32 470K Ohm, $\frac{1}{4}W$, 5% (Yellow, Violet, Yellow)
 - () i. R44 47K Ohm, $\frac{1}{4}$ W, 5% (Yellow, Violet, Orange)

- () 4. Install diodes CR1 and CR2 with the banded ends as shown on the PC board.
- () 5. Install the capacitors as follows:


C26, C27, C28 -

- () a. C1 10uF Tantalum (note polarity)
- () b. C21 10pF Mica 2%
- (c. C4, C5 620pF Mica 2%
- (/) d. C16 .0047uF Ceramic 20%
- (✓) e. C22 .01uF Ceramic 20%
- (v) f. C23 .047uF Ceramic 20%
- () g. (c2, c3, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c18, c19, c24, c25,

.1 Ceramic 20%

- (√) h. C20 1uF Tantalum 20% (note polarity)
- () 6. Install the three display modules at U1, U2, and U3.

 Make sure that the decimal point on the display is oriented away from the edge of the PC board.



- () 7. Install the LED at DS1 observing the cathode orientation (the flat portion of the LED housing is the cathode).
- () 8. Install transistors Q1, Q2, Q3, Q4, Q5, Q6, and Q7 observing the proper orientation marked on the pc board.

TYPE #1

BOARD HOLE PATTERN


E o

BO


 $C \circ$



TYPE #2



- () 9. Install the Crystal at location Y1.
- () 10. Install the two audio jacks Jl and J2 in 1/4 in. holes. On J2 connect the TIP to the pad with "A" next to it. Connect the SLV terminal to the "G" pad as shown. On J1 connect the TIP to the pad with "E" next to it and the SLV terminal to the "G" pad.



AUDIO JACK-REAR VIEW

() 11. Install the Push Button Switch at S1.

- () 12. Install the two Toggle Switches at S2 and S3.
- () 13. Install a switch bank at locations S4-S27 and lock down with the plastic nuts provided. Make sure that the switch bank is securely mounted against the pc board before soldering it in. Make sure that the switch leads are coming straight out of the switch body for easier assembly.
- () 14. Mount the keytops using the layout given in the following sketch:

PROM PROG	CASS LOAD	CASS DUMP	BREAK POINT	
MEM EXAM	PORT EXAM	REG EXAM	REG ' EXAM	
7	8	9	A	NEXT
4	5	6	В	MON
1	2	3	C	SINGLE STEP
0	\mathbf{F}	E	D	EXEC

2-3 VOLTAGE CHECK

- () 1. Connect a +5v⁺5% power supply capable of supplying at least 1 Ampere to the designated points on the left hand side of the board.
- () 2. Measure the power at socket U35--pin 16 should be +5v with pin 8 being ground. Do not proceed past this point until this voltage reading is correct.

 Remove the power from the board.
- () 3. Install the IC's in their sockets observing pin 1 designation (small solder spot on PC board).

	des	ignation (small solder spot	on PC board).
(1)	a.	U4, U5, U6	75452
(V)	Ъ.	U7	339
()	C.	U9	MK3880 Z80-CPU
()	d.	U10	MK3882 Z80-CTC
()	e.	U8	MK3881 Z80-PIO
(X)	f.	U11, U12	74LS273
()	g.	U13, U48	74LS244
()	h.	U14	14013
(<u>/</u>)	i.	U15	14538
()	j.	U24, U25, U26, U27, U28,	
		U29, U30, U31	21L02
()	k.	U32	8316/2316 ZBUG ROM
(V)	1.	U35, U47	74LS138
(W	m.	и36	74LS08

74LS04

n. U37, U44

(o. U39, U40, U46 74LS32 (p. U41, U42 74LS74 () q. U45 74LS02 (r. U43 7404

- () 4. Double check all IC's for proper orientation and location.
- () 5. Make sure S3 is in the MONITOR RST position. Apply power to the board (5v±5%) and depress the Reset switch (S1). A "-" should appear on the display indicating the kit is alive and well. If this is the case, read Section 3 concerning the ZBUG Monitor commands.
- () 6. If the prompt "-" does not come up, remove the power and carefully inspect the underside of the board for cold solder joints, unsoldered joints, and solder shorts. Experience has found these problems to be the most likely cause of kit malfunction.
- () 7. If the kit still fails to operate and you do not have the equipment available to diagnose the problem contact your dealer or S.D. Systems for further instructions.

SECTION 3

ZBUG MONITOR DESCRIPTION

3-1 INTRODUCTION

The ZBUG Monitor program is a 2048 byte program written for the Z80 which allows the user to enter and debug machine level Z80 programs. This program is supplied in a mask programmed Read Only Memory (ROM) in the Z80 STARTER KIT. ZBUG Monitor uses a Hexadecimal keyboard for data entry and a six digit Hexadecimal display for data readout. Also included in ZBUG are Load and Dump programs which allow inexpensive audio cassette recorders to be used for storage of programs. An EPROM Programmer for 2716/2758 EPROMs is included so that user's programs can be placed in these non-volatile memory devices for on-line use at any time. Advanced diagnostic capability such as multiple Breakpoints, Instruction Single Step, and Z80-CPU Register display/modification provides the user with diagnostic capability normally found only in expensive development equipment. The ZBUG Monitor provides the user with a Hexadecimal arithmetic capability which makes the Z80's relative addressing mode easy to use. In summary, the ZBUG Monitor provides the user of the Z80 STARTER KIT with complete control over the execution and debug of the program being developed and provides for non-volatile data or program storage in either EPROM or cassette tape. The use of ZBUG is described in the following paragraphs.

3-2 RESET PUSH BUTTON

The RESET push button near the top center of the Z80 STARTER KIT forces the Z80-CPU to reset and begin program execution at address 0000H. The ZBUG Monitor is located in the lower 2K bytes of the address space so that a RESET of the Z80-CPU will restart to the ZBUG Monitor. The ZBUG Monitor initializes the user's Stack Pointer to 23COH, initializes RAM variables, and if switch S3 is set to the MONITOR RESTART position the ZBUG Monitor places the prompt symbol "-" on the left hand display and begins scanning the keyboard for an entry. If switch S3 is in the PROM1 RESTART position, the ZBUG Monitor automatically vectors the program execution after reset to PROM1 at address 0800H, providing a means to do a power-up restart to a user's program in PROM1. This feature can be useful if the Z80 STARTER KIT is being used in a dedicated control application and it is desired to always restart to the control program in PROM1. Interrupts are disabled in the Z80-CPU and a Mode O interrupt is selected upon reset. Active interrupts in Mode 2 will normally be selected by instructions in a user's program.

3-3 MONITOR

The purpose of the MONitor key is to suspend program execution and to return control to that portion of ZBUG that scans the keys for a new input or command. While RESET will also return control to ZBUG, the MON key preserves the status of the Z80-CPU registers and ZBUG RAM variables. The MON

key is used in one of two basic ways: first it is used to cancel or terminate a previous command or data entry. Depressing of the MON key will terminate a partial or complete data entry or will allow one to exit a command mode such as Port Examine or Memory Examine. Second, the MON key has been designed to produce a Non-Maskable Interrupt to the Z80-CPU whenever it is depressed while the Z80-CPU is executing a user's program. This feature is very useful in trouble shooting; e.g. if the processor has executed a Halt instruction or has gone "out into the weeds" due to a faulty program, the MON key allows the user to return to ZBUG while saving the Z80-CPU registers so that it can be determined where the Z80-CPU was executing at the time the MON key was depressed. Whenever the MON key is depressed the Prompt symbol "-" will be displayed on the left hand display. Make sure this prompt symbol is displayed before a new mode of operation is attempted.

3-4 MEMORY EXAMINE

The MEM EXAM key is used to examine and change memory locations. The first step in using the MEM EXAM key is to enter four Hex digits (0 through F) representing the memory address desired. Enter the address high digit first and it will be registered on the address displays as it is entered. When all four address digits have been entered, press the MEM EXAM key and the data in that memory location will appear on the data displays. If the MEM EXAM key is depressed before

four hex digits have been entered, no data will be displayed and ZBUG will wait for the remaining address digit(s). Depressing the NEXT key will cause the memory address to increment by one and the data display will update corresponding to the new address. At any time there are six digits showing (four address, two data) new data can be entered into that memory address by simply entering two more hex digits. The data display will not update until both digits have been entered because ZBUG first writes data into the memory, then reads it back to the data display. This is done in order to display to the user the actual data taken by memory so that attempts to change ROM or non-existant memory will be noticed by the user. Continual depressing of the MEM EXAM key will re-read and re-display the contents of the address displayed.

3-5 PORT EXAMINE

The PORT EXAM key is used to examine and change port locations. The first step in using the PORT EXAM key is to enter two hex digits (there are 256 port addresses in the Z80 architecture) representing the port address desired. Enter the address high digit first and it will be registered on the address displays as it is entered. When both address digits have been entered, press the PORT EXAM key and the data at that port location will appear on the data displays. If the PORT EXAM key is depressed before two address digits have been entered, no data will be displayed and ZBUG will wait for the remaining address digit. Depressing the NEXT key will cause

the port address to increment by one and the data display will update corresponding to the new address. Any time there are four digits showing (two address, two data), new data can be entered into that port address by simply entering two more hex digits. Depressing the NEXT key will cause the port address to increment by one and the data display will update corresponding to the new address. Continual depressing of the PORT EXAM key will re-read and re-display the contents of the port address displayed. This can be useful with the Z80-CTC because the down counter can be observed counting by using this technique. The Port Examine mode can be aborted at any time by depressing the MON key.

3-6 REGISTER EXAMINE

The following registers can be examined and changed by use of the REG EXAM key: A, B, C, D, E, F, H, L, I, IFF, PC, IX, and IY. The Stack Pointer can be examined with this key but it cannot be changed. Depress the data key corresponding to the register desired followed by the REG EXAM key. The display will show the register selected and its value. The values displayed come from the "User's Register Map" area of RAM and are unloaded from the Z80-CPU whenever a breakpoint is encountered, a single step is commanded, or the MON key is depressed. To change the value shown for a register simply enter two digits of new data (four digits for IX, IY, and PC). IFF is the state of the Interrupt Flip Flop inside the Z80-CPU (a value of 00 means that interrupts are disabled and a

value of 04 means that interrupts are enabled). This mode of operation can be aborted at any time by depressing the MON key. Whenever an execution or a single step is commanded, the Z80-CPU registers will be initialized with the values from the "User's Register Map", allowing the user to modify registers before execution begins.

3-7 ALTERNATE REGISTER EXAMINE

The following registers can be examined and changed by the use of the ALT REG EXAM key: A', B', C', D', E', F', H', and L'. The prime mark is another designation for the alternate register set. Depress the data key corresponding to the register desired followed by the REG EXAM' key. The display will show the register selected and its value. The values displayed come from the "User's Register Map" area of RAM and are unloaded from the Z80-CPU whenever a breakpoint is encountered, a single step is commanded, or the MON key is depressed. to change the value shown for a register simply enter two digits of new data. This mode of operation can be aborted at any time by depressing the MON key. Whenever an execution or a single step is commanded, the Z80-CPU registers will be initialized with the values from the "User's Register Map" allowing the user to modify registers before execution begins.

3-8 BREAKPOINTS

The ZBUG Monitor has the capability to set up to five breakpoints in any user's program that is executing out of

The method of breakpointing is to exchange the user's Op Code with a RST8 (CFH) and to preserve the user's Op Code in a table of breakpoint addresses and Op Codes (BPTAB). Whenever a breakpoint is set it is entered into the table and then a RST8 inserted into the user's code just before execution of the user's code. Upon encountering a breakpoint, control is returned to ZBUG through the RST8 and all Z80-CPU registers are preserved in the "User's Register Map". All RST8 instructions are removed and replaced by the user's Op Codes which have been saved in BPTAB. This is done so that whenever control is transferred to ZBUG, all user code is intact and can be examined and modified by the MEM EXAM command. Breakpoints are set by entering the four digit address of the Op Code at which the breakpoint is desired, followed by the BREAKPOINT key. When setting a breakpoint at a two byte Op Code, the address of the first byte of the Op Code must be used as the breakpoint address. The display will show the address entered after the BREAKPOINT key is released to indicate that the breakpoint has been accapted. To enter another breakpoint press the MON key to get the prompt sign, followed by a new four digit address and then the BREAKPOINT key. Should an attempt be made to enter more than five breakpoints, ZBUG will notify the user by not displaying the address after the BREAK-POINT key is released and instead will display the prompt sign. The five breakpoints already entered are left intact.

Breakpoints can be canceled at any time in one of three ways: First, if the breakpoint key is depressed before four

address digits have been entered, all breakpoints will be canceled or removed. Thus, when the prompt sign is being displayed, depressing the BREAKPOINT key will clear all previous entrys. Second, use of the SINGIE STEP key will cancel or remove all existing breakpoints. Third, depressing the RESET push button will cancel or remove all breakpoints. Use of the MON key has no effect on breakpoints with the following exception: The only way the ZBUG Monitor will restore the user's Op Codes is if it is entered through the RST8 instruction. Should the MON key be used to abort execution of the user's code (because the user's code has a HALT instruction, it is hung in a loop, or just "out in the weeds") the RST8 breakpoint instructions will be left imbedded in the user's code. The addresses of the breakpoints can be determined by examining the BPTAB table (23E4H) - the format of this table is first breakpoint address high byte, first address low byte, first Op Code, second address high byte, etc. The number of breakpoints currently active is contained in BFLG (23F4H).

3-9 SINGLE STEP

The SINGLE STEP command key provides the user with the capability to execute the program under development one <u>instruction</u> at a time - returning to the ZBUG Monitor after each instruction for examination of registers, memory, ports, etc. Single step can be used on programs in RAM, ROM, or EPROM because no modification of user's code is required. One channel of the Z80-CTC is used to produce a pulse on the Non-Maskable

interrupt input to the Z80-CPU at the beginning of the first instruction, thereby returning the Z80-CPU to the ZBUG Monitor, As with breakpoints, all Z80-CPU registers are preserved in the "User's Register Map" after the one instruction has been executed.

The instruction that will be executed is the one pointed to by the PC in the "User's Register Map" and can be examined or changed by using the Register Examine Mode. Depressing the SINGLE STEP key will re-load all Z80-CPU registers from the "User's Register Map" and execute one instruction. Z80-CPU will return to the ZBUG Monitor through 66H (NMI address) and ZBUG will save all Z80-CPU registers in the "User's Register Map" portion of memory. The address of the next instruction to be executed is displayed in the Address displays and the current state of the Accumulator is displayed in the Data displays. By repeatedly depressing the SINGLE STEP key, the user can step through the program under development, viewing the address of the next instruction to be executed (very useful for conditional Jumps and Calls) and the current contents of the Accumulator. Other registers can be examined or changed by depressing the MON key, followed by the appropriate Register Examine keys. Use of the SINGLE STEP key will cancel or remove any breakpoints inserted to date.

3-10 EXECUTE

The EXECute key allows the user to command the Z80-CPU to begin execution of a user's program in either RAM, ROM,

or EPROM. Two modes of operation are provided: Proceed from the current address, or Execute from the address entered and shown on the display. The Proceed mode uses the Program Counter saved in the "User's Register Map" as the beginning point of execution. To use this mode simply depress the EXEC key and execution will begin at the address displayed by the PC key in the Register Examine mode. This mode is very useful to resume execution (Proceed) after hitting a Breakpoint or after using the Single Step mode. To execute from the beginning of a program, enter the four digits of the desired starting address followed by the EXEC key. Once execution has been started, control will remain in the user's program until a breakpoint is hit or until the MON abort key is used.

3-11 CASSETTE DUMP

This mode of operation is used to save volatile programs or information in the RAM on inexpensive cassette tape using the Kansas City Standard recording technique. Experience has shown that this mode can be used with most recorders and audio cassette tape on the market. Should you be buying an audio recorder to use with this mode, a Panasonic Model No. RQ-309DS is recommended. Radio Shack Realistic C-30 cassettes (Cat. No. 44-601A) can be used for inexpensive cassette tapes. Connect the recorder to the Z80 STARTER KIT using an audio patch cord (also available at Radio Shack) connecting the "AUX" connector on the Z80 STARTER KIT to the "AUXILIARY" or "MIC" input of the tape recorder. Once the data to be saved is in RAM, set

up memory locations 23C0H-23C3H with the starting and ending address of the memory locations to be saved using the following procedure:

- Place tape to be recorded into tape recorder and rewind fully.
- 2) Using the Memory Examine mode, enter the starting address of the memory locations to be saved into 23C0H and 23C1H (high byte into 23C0H and low byte into 23C1H).
- 3) Using the Memory Examine mode, enter the address of the last RAM location to be saved into 23C2H and 23C3H (high byte to 23C2H and low byte to 23C3H).
- 4) Make sure the prompt symbol is being displayed and depress the CASS DUMP key, followed by turning the recorder on in the record mode. The prompt will disappear.
- 5) No volume adjustments are required as this is handled by the AGC of the recorder. When the Dump is completed, the prompt sign will reappear, indicating that the Dump is complete and that the recorder can be shut off. At least 30 seconds will be required for a Dump see the following for more details on the recording format.

The format used to record data on the cassette tape adheres to two standards: the Kansas City Standard for recording "1's" and "0's" and the Intel Hex Format for recording

blocks of data - both of these standards will be explained in the following paragraphs.

The Kansas City Standard was formulated on November 7 and 8 of 1975 at a symposium held in Kansas City, Mo. by <u>BYTE</u> Magazine. The purpose of this symposium was to standardize audio cassette recording techniques among the manufacturers of equipment being sold into the hobby market. The following list is a summary of the Kansas City Standard (to which the Z80 STARTER KIT adheres):

- 1) A mark (logical one) bit consists of eight cycles at a frequency of 2400Hz.
- 2) A space (logical zero) bit consists of four cycles at a frequency of 1200Hz.
- 3) A recorded character consists of a space as a start bit, seven or eight data bits, and two or more as stop bits. (The Z80 STARTER KIT uses a seven bit ASCII data character and one stop bit.)
- 4) The seven ASCII data bits are organized least significant bit first, most significant bit last.
- 5) There will be at least a 30 second leader and a 5 second trailer on all data blocks.
- 6) Data rate is 300 baud (3.33 mSec bit width).
- 7) The contents of a data block are not specified.

Because the Kansas City Standard does not specify the contents of the data blocks recorded, another standard - the Intel Hex Format - has been selected to define the organization

of the data blocks. The following is a summary of the Intel Hex Format:

- 1) Each record within a block of data starts with a colon(:) and ends with a carriage return and line feed.
- 2) All information is in ASCII (seven bits no parity).
- 3) Data Record Format

Byte 1	Colon(:) delimiter
2-3	Number of binary bytes in this
	record. The maximum is 16 bi-
	nary bytes (32 ASCII bytes).
4-5	Most significant byte of the
	start address of the data.
6-7	Least significant byte of the
	start address of the data.
8-9	ASCII zeros
10-	Data bytes in ASCII
Last two bytes -	Checksum of all bytes except
	the delimiter, carriage return,
	and line feed. The checksum is
	the negative of the binary sum
	of all bytes in the record.

Carriage return, Line feed

4) End-of-file Record

Byte 1 Colon(:) delimiter

2-3 ASCII zeros

4-5 ASCII zeros

- 6-7 ASCII zeros
- 8-9 Record type 01 (ASCII 0, ASCII 1)
- 10-11 Checksum

3-12 CASSETTE LOAD

This mode of operation is used to load programs or information from cassette tape to RAM using the Kansas City Standard as the recording technique on the tape. To load a tape simply follow these steps:

- 1) Connect the recorder to the Z80 STARTER KIT using an audio patch cord to connect "MONITOR OUT" or "EARPHONE" to the connector marked "EAR" on the Z80 STARTER KIT.
- 2) Turn the recorder's tone control to maximum treble and minimum bass. Rewind the tape.
- 3) Turn the recorder's volume control to minimum volume.
- 4) Make sure the prompt is showing and depress the CASS LOAD key the prompt will disappear.
- 5) Increase the volume until the LOAD LED just lights and then increase the volume control about 20% more. The LED should stay lit during the load.
- 6) If the load is successful (i.e. all checksums have been verified) ZBUG will respond with the prompt symbol and the recorder can be shut off.
- 7) If a checksum error is detected during loading, the address of the next block of data will be shown on the display. All data up to the previous block of

- data had been loaded successfully. Try to load the tape again and verify the volume and tone control settings.
- 8) The LOAD LED can be used to index into several records on the same cassette, as it will light when data is present on the tape and go off during inter-record gaps. This feature will allow the user to put several programs on the same cassette tape.

3-13 EPROM PROGRAMMER

The EPROM Programmer moves data from RAM at address 2000H to a 2716/2758 five volt only EPROM in socket PROM2 (address 1000H). To program an EPROM requires an auxiliary power supply of +25±1 volts capable of supplying at least 30mA of current. This power supply should be connected to the Z80 STARTER KIT at the designated spot on the left hand edge of the board. The EPROM to be programmed should be erased and then placed in socket PROM2 with the power turned off. on both the +5v and +25v supplies and then load the desired data into RAM using the Memory Examine mode or the Cassette Load mode. Make sure a prompt character is being displayed. If it is not, depress the MON key. Enter a four digit hex number (high digit first) representing the number of bytes to be transferred from RAM to PROM1. Place switch S2 in the PGM position and depress the PROM PROG key, which will cause the display to go dark. After programming, ZBUG will respond with one of two indications. The first and most likely indication

is the return of the prompt character which indicates that the EPROM has been programmed and verified to be exactly like RAM. The second indication possible is a four digit address of the first location in EPROM that doesn't agree with RAM and the data in EPROM at that address. By pressing the NEXT key, ZBUG will continue checking the EPROM against RAM and will display the next EPROM address where the data doesn't match. This error indication is caused by an attempt to program an un-erased EPROM or an attempt to program a faulty EPROM. Return switch S2 to the READ position after programming is completed.

The EPROM programmer inserts Wait states of 52.5 mSec in duration (timing pulses generated by the Z80-CTC) and will suspend the Z80-CPU's refresh of dynamic memories during EPROM programming. This has no effect on the Z80 STARTER KIT but is mentioned should the user be experimenting with dynamic memories.

The top 110 bytes of RAM are used for system RAM (see Memory Map discussion - Section 3-18) and cannot be used to hold data to be transferred to the EPROM Programmer. Should an advanced user desire to remove this restriction, a new EPROM Programmer routine could be written based on ZBUG routine CCS12 (see listing in Appendix) and placed into EPROM in the PROM1 socket. By this means an advanced user of the Z80 STARTER KIT could modify the EPROM Programmer to move data from anywhere in RAM to EPROM in the PROM2 socket. The availability of an EPROM Programmer and inexpensive five volt only EPROMs

allows an advanced user the capability to easily expand and enhance ZBUG to suit a particular need. (See example 5-6.)

3-14 NEXT KEY

The NEXT key is used in conjunction with three modes of operation: Memory Examine, Port Examine, and next EPROM Programmer error. In the Memory and Port Examine modes the NEXT key selects the next sequential memory or port location and automatically displays its contents. If there should be errors during the programming of an EPROM, the NEXT key can be used to step through the errors. (An error is where the contents of EPROM are different from the RAM locations providing the data - 2000H and above.) Errors during EPROM Programming are caused by an attempt to program an EPROM which hasn't been erased or by an attempt to program a defective EPROM.

3-15 RELATIVE OFFSET CALCULATION

One of the enhanced features of the Z80 Microprocessor is the Relative Addressing Mode. In this mode the next address is determined by the addition of a two's complement offset to the current address. The Relative Jumps (JR) use this addressing mode with a one byte Op Code followed by the two's complement offset. When programming at the machine level (no Assembler is used), the calculation of this offset requires the user to do addition and subtraction in hexadecimal, which can be error prone. In order to make the Relative Addressing Mode easy to use (as it should be), an automatic

offset calculation routine has been included in the ZBUG Monitor. This routine will automatically calculate the correct offset for Relative Addressing and place it in the proper location in RAM.

To use this feature of ZBUG proceed as follows: First, using the Register Examine mode, initialize HL to the address of the Op Code at the destination of the Relative Jump (high byte to H). Second, set DE to the address of the Relative Op Code (high byte to D). Third, execute the Relative Offset routine at address OOCOH using the ZBUG's Execute command.

Note the similarity between this address and the initial value of the Stack Pointer (23COH); this was done to make both addresses easier to remember. This display will contain the offset that was calculated and placed into RAM in the low byte of the Address display and either 00 or FF in the high byte of the Address display. Should any other value appear in the high byte of the Address display, it is an indication that the Relative Offset was outside the Z8O's legal range and therefore invalid.

3-16 RST INSTRUCTIONS

The Z80 instruction set has eight restart instruction addresses and an NMI vector address. The hardware reset address (0000H) is used as the entry point into ZBUG so that on power-up the Z80 automatically starts executing ZBUG. The NMI vector address (0066H) is used by the MON key's Abort function and provides a method to always gain control of the Z80

from the keyboard. One restart address (0008H) is used to provide the breakpoint capability and as such cannot be used. The other six restart instruction addresses (RST16, RST24, RST32, RST40, RST48, and RST56) are available for use. These one byte instructions, when executed, save the program counter on the stack and then vector to one of the following addresses: 0010H, 0018H, 0020H, 0028H, 0030H, 0038H - same order as above. Since these address locations are in the ZBUG Monitor ROM, jumps have been placed in ZBUG to jump to specific locations in RAM where the user can place another Jump to anywhere desired. The following table is a summary of the mapping to RAM of the free Restart instructions:

-			Op Code	ZBU	G ROM Address	RAM	I address
- Power-up reset.	RST	0	C7H		0000Н		
Breadspoint			CFH		0008Н		
	RST	16	D7H		0010H		23C4H
	RST	24	DFH		00 1 8H		23C7H
	RST	32	Е7Н		0020H		23CAH
	RST	40	EFH		0028Н		23CDH
	RST	48	F7H		0030H		23D0H
	RST	56	FFH		0038Н		23D3H

For example, if an RST 32 (E7H) instruction is used in a program, the Z80-CPU will first save the Program Counter and then go to address 0020H. This address is in the ZBUG Monitor ROM and contains a Jump instruction to RAM location 23CAH. The

user may place any one to three byte instruction desired at this location, however, a three byte Jump would probably be used in most cases.

3-17 CTC CHANNEL ZERO INTERRUPTS

Within a user program both the Z80-PIO and Z80-CTC interrupt vectors can be set up as desired. However, should it be desired to use Channel zero of the CTC while the ZBUG Monitor is using the other three channels (Channel 1 is used for Cassette Dump timing, Channel 2 is used for EPROM Programmer timing, and Channel 3 is used for Cassette Load timing) the following provisions have been made. Since the four CTC Channel vectors are related (see Z80-CTC Technical Manual for further details) a provision has been made in ZBUG to map the Channel O interrupt into RAM where a Jump to the actual service routine can be placed. When setup by ZBUG, the CTC's Channel 0 will first go to a look up table at address 07F8H where 23D6H has been placed. 23D6H would be the address of the first instruction to be executed after Channel 0 interrupts and is in RAM so that the user can place a jump at this address to the interrupt service routine.

3-18 MEMORY MAP - RAM USAGE

The ZBUG Monitor resides in the bottom 2K of memory (addresses 0000-07FFH) and uses the top 110 bytes of RAM. The memory map of the Z80 STARTER KIT as shipped is defined by the following:

	2800Н	UNUSED
	27FFH	OPTIONAL RAM
	2400Н	1K BYTES U16-U23
	23FFH	ZBUG SCRATCH RAM
		AND
2300	23C1H	BREAKPOINT TABLES
23BF	23COH	USER'S REGISTER MAP
	23A9H	
	23A8H	ZBUG STACK
	2390Н	WORKING AREA
	238FH	RAM AVAILABLE TO USER
	2000Н	
	1FFFH	UNUSED
	1800Н	
	17FFH	PROM PROGRAMMER
	1000H	PROM2 SOCKET (U34)
	OFFFH	PROM1 SOCKET (U33)
	0800Н	
	07FFH	ZBUG MONITOR
	0000Н	

The two EPROM sockets reside just above the ZBUG ROM at 0800H and 1000H. In addition, the EPROM socket at address 1000H has the capability of programming EPROMs. The standard RAM memory begins at 2000H and is available to the user up to 2390H. RAM above this value is used by the ZBUG Monitor. From address 2390H to 23A8H is the ZBUG stack working area

where return addresses of subroutine calls and interrupts are saved as ZBUG is executed by the Z80-CPU. The User's Register Map resides from address 23A8H to 23COH. Whenever control is switched to the ZBUG Monitor, the state of the Z80-CPU is saved in this area. The registers can be examined and changed by using the REG EXAM and REG EXAM' keys. Whenever execution is transferred from ZBUG to a user's program, register values from this map are loaded into the CPU. From 23COH to 23FFH are scratch RAM Variables and a breakpoint table containing the addresses and Op Codes of active breakpoints.

3-19 ZBUG COMMAND SUMMARY

- DUMP Punch to audio cassette in Kansas City Standard Format.

 Memory block starting address at 23C0H and 23C1H, ending address at 23C2H and 23C3H.
- LOAD Load Kansas City Standard formatted audio cassette tape to memory.
- REGISTER DISPLAY Press key for desired register and then either REG EXAM or REG EXAM' for display of that register on the hex display. Change the register by entering new data.
- MEMORY EXAMINE Press keys for desired memory address (four digits required) and then the MEM EXAM key. The memory data will be displayed in the right hand two digits of the display. By entering two new digits, the memory location may be changed.

PORT EXAMINE - Enter a two digit port number followed by the

PORT EXAM key to display the port data in the right hand two digits of the display. By entering two new digits, the data at that port address will be changed.

- BREAKPOINT Enter a four digit address where the breakpoint is desired, followed by the BREAKPOINT key. Up to five breakpoints are allowed; if the address remains on the display after the BREAKPOINT key is pressed, then the breakpoint was installed. If the breakpoint was not installed, the display address will clear after the BREAKPOINT key is pressed. Clear all breakpoints by pressing BREAKPOINT key with no digit entry or by using single step.
- SINGLE STEP Initialize the Program Counter with a four digit address and press the SINGLE STEP key. The instruction at that address will be executed (after the CPU registers are restored for the register map) and the program counter plus the accumulator will be returned in the display. If no address is entered before the SINGLE STEP key is pressed, the instruction pointed to by the program counter in the register map will be executed. Repeated pressing of the SINGLE STEP key will single step down a user's program.
- MONITOR Pressing this key will force a restart of the ZBUG

 Monitor through an NMI interrupt and save all CPU registers. This is useful for getting the processor "out of the weeds".

EXECUTE - Entering a four digit address followed by the EXEC

key will cause the registers in the register map to be loaded into the CPU. The CPU will start executing the user's program at the entered address. If no address is entered, the CPU will start execution at the address pointed to be the program counter in the register map.

- PROGRAM Enter a four digit hex number to indicate the number of bytes of memory to be moved from RAM (starting at address 2000H) to EPROM (starting at address 1000H).

 Pressing the PROM PROG key will initiate the transfer.

 2716 or 2758 type EPROMs can be programmed.
- NEXT Opens next memory or port location for examination or change.
- HEX ARITHMETIC A hexadecimal arithmetic routine allows easy calculation of the relative offset required for relative jump instructions. Load HL with the address of the Op Code at the destination of the relative jump. Load DE with the address of the relative Op Code. Execute hex arithmetic routine at OOCOH and the hex result will appear in the display.

3-20 SUBROUTINES CALLABLE IN ZBUG

Several general purpose subroutines were written to be used by the different functions of ZBUG. These programs are in the UTILITY section of the ZBUG listing in the Appendix. Several of these subroutines are listed below; an advanced user of the Z80 STARTER KIT can use these subroutines to simplify his programming task. For the inexperienced user, these

subroutines provide programming examples which can be analized to learn Z80 programming.

- 1) UIX3 Calling address is 0634H. This program adds three to the Index Register (IX) and decrements the B register. Registers affected are IX, B, and F.
- 2) UFOR1 Calling address is 063CH. IX points at two locations in memory and A contains two Hex digits to be written into memory (high nibble to (IX), low nibble to (IX+1)). Registers affected are A, B, and F.
- 3) D20MS Calling address is 064FH. This subroutine delays 20 mSec before returning to the caller. Registers affected are H, L, and F.
- 4) UABIN Calling address is 06B3H. Converts one ASCII character to its equivalent binary value. Registers used: A and F. ASCII character is in A upon calling and binary equivalent is also in A upon return.
- 5) UBASC Calling address is 06BBH. Converts one binary character in Accumulator to its equivalent ASCII
 character in the Accumulator. Registers used are A
 and F.

SECTION 4

HARDWARE DESCRIPTION

4-1 GENERAL

Figure 4-1 is a block diagram of the Z80 STARTER KIT.

Refer to this diagram and the schematic diagram in Appendix


I during the following discussion.

4-2 CLOCK CIRCUITRY

The clock circuitry is set to run the Z80-CPU at slightly below 2 MHz for a 500 nSec T State. This was done to insure maximum compatibility with 8080A peripherals and to allow the use of inexpensive memories. The clock source is a crystal oscillator based on a 74LS04 (U43) running at 3.9936 MHz. This frequency was chosen because it is a multiple of both 1200/2400 Hz and the 300 Baud frequencies required for the Kansas City Standard audio cassette interface. This frequency is divided by two by U41 to form the 1.9968 MHz CPU clock. A 74LS04 gate with a 330 ohm pull-up resistor is used to drive the \$\tilde{\Psi}\$ inputs of all three Z80 devices.

4-3 Z80-CPU

The Z80-CPU is the "brains" behind the Z80 STARTER KIT and provides the major control signals to scan the display and keyboard as well as reading and writing memory. The Z80-CPU generates a 16-bit address bus, an 8-bit bi-directional data bus, and 8 control signals. These signals are all routed



4-1A

to the wire wrap area and marked so that it will be easy for experimenters to add circuitry to the CPU bus. More information on this device can be found in the MOSTEK or Zilog Z80-CPU Technical Manual.

4-4 Z80-PIO

The Z80-PIO is a generalized parallel interface for the Z80 family. It supports fully interrupt driven software with two sets of handshake lines and an integral interrupt controller. Two 8-bit ports plus handshake lines are available on the PIO for interfacing parallel devices. These lines are brought to the wire wrap area for connection to custom circuitry. More information on the PIO can be found in the MOSTEK or Zilog Z80-PIO Technical Manual.

4-5 Z80-CTC

The Z80-CTC is a device which contains four independent 16-bit counters which may be used to divide down the ∮ clock, or as an event counter. The ZBUG Monitor heavily uses the CTC to implement Z80 STARTER KIT functions. CTC Ch. 0 is unused by ZBUG and is always available to the user. During ZBUG routines other CTC channels are used as follows:

- CTC Ch. 1 Audio Cassette during Dump
- CTC Ch. 2 Single Step and EPROM Programmer
- CTC Ch. 3 Audio Cassette during Load

 See Section 3-17 for a description of how to use CTC Ch. 0

 while ZBUG is using the other channels. Whenever one of the

Channel counters counts through zero, a pulse is produced on the Zero Count Output line (ZCO). An input to each channel is the Clock/Trigger (C/TO) which can be used to initiate timing or as an external clock. Both of these signals for Channel O are brought to the wire wrap area. More information on the CTC can be found in the MOSTEK or Zilog Z8O-CTC Technical Manual.

4-6 KEYBOARD AND DISPLAY

The Hexidecimal display is scanned by the Z80-CPU under control of ZBUG. Data for the display is written to U12 (port address 88H), while the active display is selected by U11 (port address 8CH). Each display is left on for about 1 mSec and then new data is supplied to U12 and the next digit selected by U11. Q1-Q7 provide high current drive capability while U4, U5, and U6 provide high current sinking capability for digit selection. While U11 is scanning the display, it also scans the keyboard. U13 (port address 90H) is the keyboard input to the Z80-CPU data bus. As U11 scans the keyboard, data is input from U13 to determine if a key is closed. S3 (MONITOR/PROM1 RESTART) is sampled by U13 during the Monitor Reset sequence to determine if program execution should be directed to PROM1 or ZBUG.

4-7 AUDIO CASSETTE INTERFACE

The Z80 STARTER KIT has a Kansas City Standard audio cassette interface. The data rate is 300 Baud and a "1" is

represented by a 2400Hz tone while a "0" is represented by a 1200Hz tone. There is a 30 second leader and a 5 second trailer of "1"'s on all records.

During a Load from an audio cassette tape player, the data from the player's Earphone jack is connected to J1. U7 is a combination limiting and squaring circuit to provide a non-distorted square wave to U15. Data amplitude from the player must be about 2 volts peak to peak and part of U7 is an LED driver to indicate when correct amplitude data is being received by U15. One-half of U15 and U14 form a frequency detector to discriminate between 1200Hz ("0") and 2400Hz ("1"). Pin 12 of U14 contains the demodulated data stream (similar to Asynchronous data used in data communications) and is gated onto the Z80-CPU bus by U13. The Z80-CPU and Z80-CTC under control of ZBUG become a software UART to receive this serial Asynchronous data and form parallel words which are then written to memory.

During a Dump of data from RAM to the audio cassette recorder, the CTC Channel 1 is set to generate either a 4800Hz pulse train ("1") on CTC-ZC1 or a 2400Hz pulse train ("0"). These two pulse trains are divided in half to form the proper square wave frequencies by one-half of U14. R31 and C16 filter out the high frequency components of this square wave to prevent distortion of the data by the tape recorder. J2 is normally connected to the C16 side of R34 and then to the Auxillary Input of the recorder. The crystal frequency of the system clock oscillator has been selected to be a multiple of

1200Hz (and 2400Hz) so that the CTC can generate these frequencies by simply dividing down the system clock $(\bar{\Phi})$.

4-8 EPROM PROGRAMMER

In order to program 2758/2716 5 volt only EPROMs, correct address and data is applied to the EPROM, the Vpp pin is placed at +25 VDC, $\overline{\text{CS}} = 1$, and PD/PGM is pulsed high for 50-55 mSec. This is repeated for any address that is to be programmed. (Note: Texas Instruments has a three voltage 2Kx8 EPROM, also called the 2716, which will not work with this kit - the EPROMs must be 5 volt only.)

The technique used in the Z80 STARTER KIT to provide the necessary programming signals is described in the following: A Z80-CPU block move instruction (LDI) is used to move the data from locations in RAM to the EPROM Programming Socket (1000-17FFH). The Z80-CTC Channel 2 is set up to time out every 26 mSec. U42 and one-half of U41 form a synchronous counter clocked by the ZC2 output to time two outputs or 52 mSec. One-fourth of U45 decodes states of this counter to produce the 52 mSec positive pulse required by the EPROMs. This output is also inverted and applied to the WAIT input of the Z80-CPU to force the CPU to hold valid data and addresses during this 52 mSec pulse. The sequence of events to program one location is the following:

- 1) Synchronous counter enabled by PGM PULSE ENABLE being set to a "1".
- 2) CTC Channel 2 is set to time out after 26 mSec delay.

- 3) LDI instruction starts to write into address space decoded by PROM2 (1000-17FFH) causing PROM2 SEL to go low. Address and data are now valid on the PROM2 socket.
- 4) PROM2 SEL going low clocks one-half of U42 which makes PROM2 CS go high, PD/PGM goes high and Z80-CPU WAIT goes low.
- 5) Z80-CPU stays suspended in wait state until ZC2 times out twice (52 mSec), causing the timing chain to advance setting PD/PGM low and WAIT high, thereby releasing the Z80-CPU from the wait state. PGM PULSE ENABLE is set low, resetting the timing chain.

Note that when using the EPROM Programmer the Z80-CPU suspends memory refresh during this 52 mSec period, which may affect any dynamic memory circuitry being used with the KIT. The 21L02 memory used on the KIT is static, so this method of implementing the EPROM Programmer does not cause a problem.

Both 2758 and 2716 EPROMs can be programmed without any hardware modifications subject to the restrictions discussed in 3-13. This is because the 2758s available at the writing of this manual specify that A10 should be low (i.e. they were the lower half of a 2716 2Kx8 EPROM). Should 2758s be available with A10 specified as a "1", a jumper provision has been provided to allow strapping the A10 pin of sockets PROM2 (U34) and PROM1 (U33) either high, low, or to A10 of the Z80-CPU. (See schematic.) As shipped, the KIT has the CPU's A10 wired

to U33 and U34 so that 2716s will work. 2758s will also work in this configuration if they require A10 tied low.

4-9 MEMORY DECODING

Memory decoding is done by U35, which is a 74LS138 1 of 8 decoder. The lower 16K bytes (0000H-3FFFH) of the Z80's address space is fully decoded into 2K byte blocks. The following tables specify this memory decoding.

Chip Select	Memory Address Space	Connected to
CSO	0000H-07FFH	ZBUG MONITOR
CS1	0800H-0FFFH	PROM1
CS2	1000H-17FFH	PPG-PROM2
CS3	1800H-1FFFH	UNUSED
CS4	2000H-27FFH	RAM
CS5	2800H-2FFFH	UNUSED
CS6	3000H-37FFH	UNUSED
CS7	3800H-3FFFH	UNUSED

All outputs of the decoder are connected through a 16-pin hole pattern (U38) compatible with a 16-pin socket and header allowing the user to easily modify addressing. Connections to U38 are as follows:

$$\frac{9}{\text{CSO}} - \frac{9}{\text{o}} - \frac{8}{\text{mon SEL}} \text{ (ZBUG MONITOR)}$$

$$\frac{10}{\text{CS2}} - \frac{10}{\text{o}} - \frac{7}{\text{o}} - \frac{7}{\text{PROM1 SEL}} \text{ (PROM1-U33)}$$

$$\frac{6}{\text{PROM2 SEL}} \text{ (PROM2-U34)}$$

$$\frac{12}{\text{CS3}} = \frac{12}{\text{o}} - \frac{3}{\text{o}} = \frac{3}{\text{MCS3}} \text{ (TO WIRE WRAP AREA)}$$

$$\frac{13}{\text{CS5}} = \frac{4}{\text{mCS5}} = \frac{15}{\text{o}} - \frac{2}{\text{o}} = \frac{3}{\text{MCS5}}$$

$$\frac{16}{\text{CS6}} = \frac{16}{\text{o}} - \frac{3}{\text{o}} = \frac{3}{\text{MCS7}}$$

$$\frac{14}{\text{o}} = \frac{3}{\text{MCS7}}$$

$$\frac{3}{\text{MCS7}} = \frac{14}{\text{o}} - \frac{3}{\text{MCS7}}$$

16-pin hole pattern-jumpers in pc etch

By cutting the etch on the pc board and installing a 16-pin socket and header at U38, memory addressing can be modified; however, if changes to MON SEL, PROM2 SEL, or RAM SEL are made, then the ZBUG Monitor will not function correctly.

MCS3, MCS5, MCS6, and MCS7 are all brought out to the wire wrap area so that they can be used to select custom circuitry built in the wire wrap area.

4-10 PORT DECODING

I/O Ports are completely decoded into blocks of four by the 1 of 8 decoder at U47. The Z80-PIO and the Z80-CTC further decode the four address blocks into unique addresses. The following table shows this Port address decoding:

Port Select	Port Address Space	Connected to
PSO	80Н-83Н	Z80-PI0
PS1	84H-87H	Z80-CTC
PS2	88H-8BH	SEG LATCH
PS3	8CH-8FH	DIGIT LATCH

PS4	90H-93H	KB SEL	
PS5	94н-97Н	UNUSED	2nd PIO
PS6	98H-9BH	UNUSED	
PS7	9CH-9FH	UNUSED	

 $\overline{PS5}$, $\overline{PS6}$, and $\overline{PS7}$ are routed to the wire wrap area to be used as I/O decodes for custom circuitry. The following table is a further breakout of the addresses assigned to registers with the PIO and the CTC.

PORT	ADDRESS	USED BY
94	80Н	A Data Register
95	81H	B Data Register PIO
96	82H	A Control Register
97	83H	Contul. B Data Register
	84H	Channel 0
	8 <i>5</i> H	Channel 1
	86н	Channel 2 CTC
	87Н	Channel 3

4-11 SYSTEM RAM

1024 bytes of 21L02-1 RAM located at U24-31 are standard with the KIT. Provision has been made to add an additional 1K bytes of RAM in locations U16-U23 with eight additional 21L02-1 (500 nSec). The use of part of the standard RAM for ZBUG scratch and stack is detailed in Section 3-18. Data

from the RAM is gated onto the Z80-CPU bus using a 74LS244 Hex buffer (U48).

4-12 SINGLE STEP LOGIC

The Z80 STARTER KIT has a "hardware single step" which means that the Single Step command operates on programs located either in RAM or EPROM/ROM. Channel 2 of the CTC is used to produce a pulse at the beginning of the first user's instruction after Single Step is commanded. This pulse (ZC2) is routed through gates U44 and U45 to the Non-Maskable Interrupt (NMI) input of Z80-CPU. The NMI input is always recognized at the end of the current instruction, and vectors the CPU to address 66H, which is in the ZBUG Monitor. ZBUG preserves all CPU registers and displays the current program counter location and Accumulator contents on the display.

4-13 PROM1 RESTART

When a RESET is applied to the Z80-CPU, the ZBUG Monitor checks the position of S3. If S3 is set to MONITOR RESTART, then ZBUG will place the prompt symbol on the display and scan the keyboard for a command. If S3 is in the PROM1 RESTART position, then the ZBUG Monitor automatically vectors the program execution after Reset to PROM1 at address 0800H. This feature provides a means to Restart to a user's program without having to enter commands through the keyboard.

4-14 INTERRUPT DAISY CHAIN

All Z80 family peripheral devices have built-in interrupt control circuitry, so that no dedicated interrupt controller is required. Priority of interrupts is determined by a daisy chain running between Z80 peripheral devices (IEI-input, IEO-output). On the Z80 STARTER KIT the CTC has been given highest priority, with the PIO next in line. The output of the daisy chain is brought to the wire wrap area (marked IEO) and can be used to continue the daisy chain should additional Z80 peripherals be added. Refer to Z80 Technical Manuals for additional information on the daisy chain interrupt structure.

4-15 S-100 BUS INTERFACE

Provision has been made on the KIT to add two 100 pin connectors, which have been pre-wired to a S-100 configuration. This interface is compatible with general static memory or I/O expansion cards. Specifically this interface is directly compatible with the S.D. Systems' 4K byte Static RAM cards, but not with the EXPANDORAM modules. Interface with modules that require specific 8080A signals such as SYNC, INTA, DBIN, POC, PWR, and PRD may require addition of some logic to the wire wrap area and/or the wiring of additional signals to the S-100 connectors. Refer to the KIT schematic for the exact connections to these S-100 connectors. Power (+8v, ±18v) can be connected to the S-100 connectors via the appropriate pads at the top of the KIT.

4-16 WIRE WRAP AREA

The wire wrap area has room for about 25-30 additional IC's for experimentation, memory expansion, video interface, etc. Power and ground are alternated on the bottom side so that each IC is close to a low impedance power source and ground, thereby reducing noise problems in user's circuitry. Z80-CPU, PIO, and decoded system signals have been placed near the wire wrap area so that by installing wire wrap pins in the holes provided, it will be easy to connect user's circuitry to the Z80 bus signals.

SECTION 5

EXAMPLE PROGRAMS

5-1 USING ZBUG COMMANDS

In the examples that follow, all user's key entries are underlined, while ZBUG responses are not underlined. ZBUG Commands will be used to execute the following program:

ORG 2000H

2000 3E AA LD A,OAAH ;load A with AA 2002 06 BB LD B,OBBH ;load B with BB 2004 76 HALT ;280-CPU HALT

Display/Keyboard

Explanation

Turn on Z80 STARTER KIT, press RESET - S1

2000	MEM EXAM	0pen	location	2000	with	MEM
2000	XX		EXAM key	- lo	cation	has
			random va	alue :	XX.	

2000	XX <u>3Е</u>	NEXT	Enter program using NEXT key
2001	XX AA	NEXT	to advance to next memory
2002	XX <u>06</u>	NEXT	location.
2003	XX <u>BB</u>	NEXT	
2004	хх <u>76</u>	NEXT MON	

- A REG EXAM A XX MON	Examine register A's contents which are undefined.
- B <u>REG EXAM</u> b XX <u>MON</u>	Examine register B's contents which are undefined.
- 2002 BREAKPOINT MON	Set Breakpoint at location 2002.
- <u>2000</u> <u>EXEC</u>	Execute program starting at address 2000.
2002 AA	ZBUG responds with address of next instruction and value of Accumulator - Note effect of first instruction.
2002 AA <u>SINGLE STEP</u>	Command execution of one in- struction at 2002.
2004 AA <u>MON</u>	Next instruction is at 2004, cancel Single Step Mode with MON.
- B REG EXAM	
b bb MON	Examine B register, it now con-

tains bb due to execution

of second instruction.

Cancel Register Examine
Mode with MON.

- PC REG EXAM

Examine current Program Counter value.

1 20 04 MON

PC is at 2004 which is the HALT instruction. Cancel mode with MON.

- 2000 EXEC

Start from beginning of program and execute.

Display dark MON

Program runs down to HALT instruction - Z80-CPU is not in ZBUG Monitor, so display is dark. The one breakpoint was removed by the Single Step operation. Press MON key to abort user's program and regain control.

- <u>1</u> REG EXAM

1 2005 MON

Look at PC, it is now pointing
to the instruction after the
HALT which is outside the
program. Cancel mode.

5-2 CALCULATING RELATIVE ADDRESS

The following program requires the calculation of a Relative Address (2's complement Hexadecimal subtraction).

		ORG	2000H
2000	3E 00	LD	А,ООН
2002	06 05	LD	В,05Н
2004	3C LOOF	: INC	A
2005	10 _	DJNZ	L00P-\$
2007	76	HALT	

-	2000	MEM EXAM	Enter the program.
2000	XX	3E NEXT	
2001	XX	OO NEXT	
2002	XX	06 NEXT	
2003	XX	05 NEXT	
2004	XX	3C NEXT	
2005	XX	10 NEXT	
2006	XX	NEXT	Do not enter 2006 as this is
2007	XX	76 MON	the Relative Offset to
			be calculated.

- H REG EXAM

 7 XX 20 MON

 Destination Op Code is at 2004 which is loaded into HL.
- <u>L</u> <u>REG EXAM</u> 8 XX 04 MON

- D REG EXAM	Relative Op Code (DJNZ) is
d XX <u>20 MON</u>	at 2005 which is loaded
	into DE.
E XX <u>05 MON</u>	
- OOCO EXEC	Execute Relative address
	calculation program at
	OOCOH.
FF Fd <u>MON</u>	FF indicates a valid offset
	and Fd is the offset
	value.
- <u>2006 MEM EXAM</u>	Examine 2006 to see if offset
2006 Fd <u>MON</u>	got placed into memory -
	it did! Cancel with MON.
- 1 REG EXAM	Set Program Counter to begin-
1 XXXX <u>2000 MON</u>	ning of program.
GINGID GEDD	
- SINGLE STEP	Single Step down program.
2002 00 SINGLE STEP	
2004 00 SINGLE STEP	
2005 01 SINGLE STEP	First INC A
2004 01 SINGLE STEP	Loop back
	<u> </u>

2005 02	SINGLE STEP	Second INC A		
2004 02	SINGLE STEP	Loop back		
2005 03	SINGLE STEP	Third INC A		
2004 03	SINGLE STEP	Loop back		
2005 04	SINGLE STEP	Fourth INC A		
2004 04	SINGLE STEP	Loop back		
2005 05	SINGLE STEP MON	Fifth INC A		
- B REG	EXAM			
b 01 <u>MO</u>	$\overline{\mathrm{N}}$	B has been decremented down		
		to 1.		
- SINGLE STEP		Decrement B and Jump if not		
2007 05	MON	zero - B is now zero so		
		we fell through to next		
		instruction at 2007.		
~		ZBUG waits for new command.		

DELAY (H) × 2.08 ms

Ø64F	Z1, FF, Ø8	Ø Ø69 D 20 MS:	20	HL, Ø8FFH
\$652	ZD.	Ø Ø7Ø D20ms1:	DEC	•
Ø653	28,FD	8071	JR	NZ, DZOMSI-\$
\$ 655	25,	\$ 672	DEC	H
8656	2¢,FA	8873	JR	NZ, DEOMS1 - \$
Ø658	C9	Ø Ø 74	RET	

H = \$8 DM8 = 16.4 mg.

5-3 WRITING TO THE DISPLAY

The following program causes the character "8" to move from right to left across the display.

2000	3E 00		LD	A,00H	
2002	D3 88		OUT	(88H),A	;ACTIVATE ALL SEGMENTS
2004	3E 01		LD	A,01H	
2006	D3 8C	LOOP:	OUT	(8CH),A	;SELECT FIRST DIGIT
2008	CD 4F	06	CALL	D20MS	
200B	CD 4F	06	CALL	D20MS	
200E	CD 4F	06	CALL	D20MS	
2011	CD 4F	06	CALL	D20MS	
2014	CD 4F	06	CALL	D20MS	; DELAY APPROX 100MS
2017	07		RLCA		;ROTATE TO NEXT DIGIT
2018	18 EC		JR	L00P-\$;LOOP BACK

Enter the program and Execute address 2000. Use MON key to return to ZBUG. This is not a good program to Single Step through, as the Single Step routines use the display which destroys the "8" character loaded in the first two instructions.

5-4 INTERRUPT DRIVEN DELAY

The following program uses Channel zero of the Z80-CTC to interrupt after a fixed delay, rather than the software timing loop (D20MS) used in the previous example. This program uses the Z80 Mode 2 interrupts in which the interrupting device sends in a vector during the Interrupt Acknowledge

cycle. The vector is used with the CPU's I register to form a pointer to a table which contains the address of the interrupt service routine. Refer to the Z80-CPU and the Z80-CTC Technical Manuals for a complete description of Z80 interrupts.

Load the program and double check that it is entered correctly. Follow these steps to test the program:

- 1) Load PC with 2000 and Single Step Down the program.

 Stop when you get to address 2200 (the interrupt service routine).
- 2) Single Step a few more times and notice that the Accumulator is rotated left every time address 2201 is executed (remember the address display is the NEXT instruction to be executed).
- 3) Stop Single Stepping with address 2201 showing. Hit the MON key and look at the Stack Pointer. (SP followed by REG EXAM.) It is at 22FE decremented two from the initial value of 2300. Check the contents of 22FE and 22FF, where you will find 18 and 20, which is the return address.
- 4) Hit MON and then Single Step until 2018 shows on the display. Now look at the Stack Pointer again it is now 2300, as we have executed the RET1 instruction and recovered the return address address from the stack.
- 5) Set a BREAKPOINT at 2200 and Execute from 2000. Continually hit the EXEC key and note that the

Accumulator is rotated left once each time the break-point is encountered. Reset using S1 to clear CTC.

;INTERRUPT DRIVEN DELAY

; TIMITEUVOET	DKIAEN DI	C LAA I		
		ORG	2000Н	
2000 3E 21		LD	A,21H	
2002 ED 47		LD	I,A	;INITIALIZE I=21
2004 31 00	23	LD	SP,2300H	; INITIALIZE STACK POINTER
2007 3E 00		LD	A,OOH	
2009 D3 84	007	THE STATE OF THE S	(84H),A	;CTC VECTOR
200B 3E A5		LD	A,0A5H	
200D D3 84		OUT	(84H),A	; CONFIGURE CTC-SEE PAGE 26
				; OF MICRO REFERENCE MANUAL
200F 3E FF		LD	A,OFFH	
2011 D3 84		OUT	(84H),A	
2013 3E 01		LD	A,01H	
20 1 5 ED 5E		IM	2	
20 1 7 FB	LOOP:	ΕI		
2018 76		HALT		
2019 C3 17	20	JP	LOOP	
;TABLE OF	INTERRUPT	SERV	ICE ROUTIN	NES
2100 00 22				
; INTERRUPT	SERVICE I	ROUTI:	NE	
2200 FB		ΕI		; ENABLE INTERRUPTS
2201 07		RLCA		;ROTATE ACCUMULATOR
2202 ED 4D		RETI		; RETURN FROM INTERRUPT CLEAR
				; CTC

5-5 GENERATE AN INTERRUPT FROM THE PIO

Place a 10K ohm pull-up resistor from ASTRB (marked near wire wrap area) to +5 volts. Enter the following program that initializes the PIO to accept an interrupt on the A Port. Set a BREAKPOINT at 2200 and Execute from 2000. The display will go dark as the Z80-CPU has executed the HALT instruction. Take a clip lead and momentarily touch ASTRB to GND, which will cause a PIO interrupt and the breakpoint should be displayed. For more details on the Z80-PIO operation, see the MOSTEK or Zilog PIO Technical Manual.

; PIO INTERRUPT TEST

2000 3E 21	LD	A,21H	
2002 ED 47	LD	I,A	;INITIALIZE I
2004 3E 00	LD	A,00	
2006 D3 82	OUT	(82H),A	; VECTOR
2008 3E 4F	LD	A,4FH	;SET UP PIO FOR INPUT
200A D3 82	OUT	(82H),A	;MODE - SEE PAGE 25 OF MI-
200C 3E 87	LD	А,87Н	;CRO REF MANUAL MODE TWO
200E D3 82	OUT	(82H),A	; INTERRUPTS
2010 ED 5E	IM	2	
2012 FB	ΕI		
2013 76	HALT		

; INTERRUPT SERVICE ROUTINE TABLE

2100 00 22

;INTERRUPT SERVICE ROUTINE

2200 FB EI

2201 ED 4D RETI

RETURN AND CLEAR PIO

5-6 USING THE Z80 STARTER KIT AS AN EPROM PROGRAMMER

Due to limitations in the memory allotted for the ZBUG Monitor, (it had to fit in a 2K byte ROM) some restrictions were placed on the operation of the EPROM programmer. These restrictions are fully documented in Section 3-13 and should not hinder the average user of the Z80 STARTER KIT.

Should a user desire to program the entire contents of a 2758 (1024 bytes) or a 2716 (2048 bytes) EPROM, the above mentioned restrictions need to be removed. The following two example programs give the user the capability of copying any block of memory to any other block of memory, plus allowing any RAM location to be the source of data for the EPROM programmer. These programs can be put on cassette tape to be loaded into RAM when needed, or they can be put into EPROM in the PROM1 socket for on-line use.

The first program is a copy utility based on the Z80 block move instruction. It can be used to copy a block of data from any memory location (source data) to any new memory location (destination data). It can also be used to copy the data from an EPROM in either socket PROM1 or PROM2 into RAM for minor modification before re-programming. To use the following program initialize the Z80 registers using the REG EXAM key as follows:

HL = Address of source data - high byte in H

DE = Address of destination data - high byte in D

BC = Number of bytes to be transferred from source to destination - high byte in B

Execute the following program to move the data:

; COPY UTILITY

2050 ED BO

LDIR

; BLOCK MOVE

2052 C3 AE 00

 $_{
m JP}$

RESTR1 ; RETURN TO ZBUG

The second program modifies the ZBUG PROM Programmer to allow source data to come from any memory location. This feature allows the user to use the standard RAM, add-on RAM, or another EPROM as the source of data for the EPROM being programmed. (This last transfer would be used for copying EPROMs.) To use this program press Reset (S1) first, then initialize 23COH, 23C1H, 23C2H, 23C3H, and HL as follows:

- 23COH High byte of the address of source data to be programmed.
- 23C1H Low byte of the address of the source data to be programmed.
- 23C2H High byte of the address of the first byte in PROM to be programmed.
- 23C3H Low byte of the address of the first byte in PROM to be programmed.
- HL Number of bytes+/to be programmed in hex (high byte in H). Use REG EXAM mode to initialize HL.

Because the 2758/2716 EPROMs can be programmed a block or section at a time, the capability is provided by the initialization of 23C2H and 23C3H to start the programming at any address in the EPROM. This feature can be used to program a full 2K byte EPROM with less than 1K of RAM in the standard kit by programming the EPROM a section at a time.


; PROGRAM TO MOVE ANY RAM BLOCK TO ANY ; STARTING ADDRESS IN EPROM


2000 3E 01	C12:	LD	A,01H	
2002 32 DA 23		LD	(PRFLG),A	;SET PROM PROG FLG
2005 E5		PUSH	HL	;BYTE COUNT IN HL
2006 C1		POP	BC	;SAVE IT
2007 E5		PUSH	HL	
2008 3A CO 23		LD	A,(23COH)	;SOURCE DATA
200B 67		LD	Н,А	
200C 3A C1 23		LD	A,(23C1H)	
200F 6F		LD	L,A	
2010 3A C2 23		LD	A,(23C2H)	; DESTINATION DATA
2013 57		LD	D,A	
2014 3A C3 23		LD	A,(23C3H)	
2017 5F		LD	E,A	
2018 3E 25	C12A;	LD	A,25H	;CTC FOR 26 MS
201A D3 86		OUT		;ZC/TO, NO INTR
201C 3E CB		LD	A (203D	
201E D3 86		OUT	(86H),A	;TIME CONST
20 1 3E 80		LD	А,80Н	; CLEAR DISPLAY, SET


2022 D3 8C	OUT	(DIGLH),A	;PROM PROG EN = 1
2024 ED AO	LDI		;WAIT STATE INSERTED
2026 3E 00	LD	А,ООН	;UNTIL CTC TIMES TWICE
2028 D3 8C	OUT	(DIGLH),A	;CLEAR PROM PROG EN
202A 3E 03	LD	А,ОЗН	;RESET CTC2
202C D3 86	OUT	(86),A	
202E EA 18 20	JP	PE,C12A	;LOOP BACK IF BC-1 NE O
2031 C1	POP	BC	; RESTORE BYTE COUNT
2032 3A CO 23	LD	A,(23COH)	
2035 67	LD	н,А	
2036 3A C1 23	LD	A,(23C1H)	;SOURCE DATA
2039 6F	LD	L,A	
203A 3A C2 23	LD	A,(23C2H)	
203D 57	LD	D,A	
203E 3A C3 23	LD	A,(23C3H)	;DEST DATA
2041 5F	LD	E,A	
2042 C3 04 06	JP	CCS12B	;USE ROM CODE

APPENDIX I

Schematic
Assembly Drawing
Parts List







Z80 STARTER KIT ASSEMBLY DRAWING

SD Systems

P.O. Box 28810 • Dallas, Texas 75228 214-271-4667

BILL OF MATERIALS

,	: Z8	0 STARTER	0080 Rev.						
Date	Relea Jar	nuary 15,	Approved:	1 ''					
tom no	Qty	SD-P/N	Description		Unit Cost	Extension			
1	1	7010318	MK3880 Z80-CPU		,				
2	1	7010319	MK3881 Z80-PIO						
3	1	7010320	MK3882 Z80-CTC	v					
4	8	7010340	21L02-1 500 NSEC RAM	V					
5	1	7010350	8316 E ROM-ZBUG	V					
6	2	7010219	74LS138 DECODER	✓					
7	3	7010181	,74LS32 QUAD OR GATE		,				
8	2	7010164	74LS04 QUAD BUFFER	~					
9	1	7010166	74LS08 QUAD AND GATE	V					
)	2	7010264	74LS244 OCTAL BUFFER						
11	2	7010276	74LS273 OCTAL LATCH	·	,				
12	2	7010195	74LS74 DUAL LATCH	~	,				
13	1	7010162	74LS02 QUAD NOR GATE	V					
14	3	7010342	75452P PERIPHERAL DRIVER	✓					
15	1	7010351	MC14538BCP CMOS MONOSTABLE	✓					
16	1	7010352	MC14013BCP CMOS LATCH						
17	1	7160004	LM339 QUAD COMPARITOR (MLM339P)	V					
18	3	7180001	DL728 DUAL DISPLAY						
19	7	7040009	AST2907 PNP TRANSISTOR (MPS2907))					
20	1	7080004	3.9936 MHZ PARALLEL RESONANT CRY	STAL					
21	1	7180002	LED						
22	7	7020089	4.7K OHM CARBON COMP RESISTOR 4N	V ± 5%					
23	29	7020097	10K OHM CARBON COMP RESISTOR 5W	± 5%					
24	7	7020045	68 OHM CARBON COMP RESISTOR 3W	5%					

SD Systems

P.O. Box 28810 • Dallas, Texas 75228 214-271-4657

DILL OF MATERIALS

Title		30 STARTER	BILL OF MATER	PL No.		Rev.					
Perte	Relea Já	used: anuary 15	Approved:		Sheet 2 Of 3						
tem no	Qty	SD-P/N	Description		Unit Cost	Extension					
25	7	7020073	1K OHM CARBON COMP RESISTOR W	± 5%							
26	2	7020137	470K OHM CARBON COMP RESISTOR 4	W + 5%	-	*					
27	1	7020129	220K OHM CARBON COMP RESISTOR 1/4	W + 5%							
28	3	7020121	100K OHM CARBON COMP RESISTOR 4	W ± 5%							
29	2	7020061	330 OHM CARBON COMP RESISTOR 4W	± 5%							
30	1	7020113	47K OHM CARBON COMP RESISTOR W	± 5%							
31	19	7030007	.1 UF CERAMIC CAPACITOR + 20%								
32	1	7030019	1 UF 10V TANTALUM CAPACITOR * 2	0%							
33	1	7030009	10 UF 10V TANTALUM CAPACITOR ±	10 UF 10V TANTALUM CAPACITOR ± 20%							
34	1	7030012	.0047 UF CERAMIC CAPACITOR + 20	%							
35	1	7030021	10 PF DIPPED MICA CAPACITOR * 2	%							
36	1	7030008	.01 UF CERAMIC CAPACITOR + 20%								
37	2	7030013	620 PF DIPPED MICA CAPACITOR +	2 %							
38	1	7030014	.047 UF CERAMIC CAPACITOR + 20%								
39	1	7050004	PUSH BUTTON-CONTROL SWITCH B860	0							
40	2	7050005	TOGGLE SWITCH-CONTROL SWITCH T8	201							
41	7	70 50006	KEYSWITCH STACKPOLE LO-PR05 or CONTROL DEVELOPMENT								
42	1	7050007	KEYTOP - SET								
43	1	7000004	12" x 12" PWB								
44	1	7140020	OPERATIONS MANUAL								
45	1	7140019	MOSTEK Z80 MICRO-REF MANUAL MK7	8516							
46	2	7090001	AUDIO JACKS SWITCHCRAFT 142A								
47	15	7130011	NYLON SPACER- 1 inch								
48	15	7130010	4-40 x ¼" STEEL SCREW								

SD Systems

P.O. Box 28810 • Dallas, Texas 75228 214-271-4667

BILL OF MATERIALS

		0 STARTER	KIT	PL No. Rev. 0100080 A							
B .	Relea Janua	sed: ary 15, 1	Approved:		Sheet 3	of 3					
item no	Qty	SD-P/N	Description		Unit Cost	Extension					
49	14	7130012	2-56 NYLON NUT								
50	3	7060001	8 PIN SOCKET								
51	12	7060002	14 PIN SOCKET								
52	11	7060003	16 PIN SOCKET								
53	4	7060005	20 PIN SOCKET								
54	3	7060007	24 PIN SOCKET								
55	1	7060008	28 PIN SOCKET								
56	2	7060009	40 PIN SOCKET								
- 7	2	7040001	IN4148 DIODE								
58	1	7010005	7404 QUAD BUFFER								
1											

APPENDIX II

ZBUG Monitor Version 1.0 Copyright © 1978 by Micro Design Concepts

SEGPT

0746

0102

```
DK1: RESTR . OBJEII REL
                            BEG ADDR 0000
                                             END ADDR OOFS
F :DISUP .OBJE11
                     REL.
                            BEG ADDR OOF4
                                              END ADDR 0122
Deliberty . OBJE11
                     REL
                            BEG ADDR 0123
                                              END ADDR 0633
DK1: UTIL . OBJETT
                     REL
                            BEG ADDR 0634
                                              END ADDR 07F4
DK1: UTILR . OBJE11
                     ABS
                            BEG ADDR 07F8
                                             END ADDR OZEF
GLOBAL CROSS REFERENCE TABLE
             REFERENCES
 SYMBOL ADDR
ARFLG 23E0
             06A4 03C5 02F0
             0681 04BF 04BB 049E 0275 00A9
        23F4
BELG
      23E4
BETAB
             067E 0250
CTC1P O7FA
             0405
       Q7FE
              0759
CTC3L
       064F
              0172 0135
D20MS
DECKY
       0123
              0121
        23F5
DIG2
              068F 036C 01A6
 DIG4
        23F6
              0692 0498 0396 0235 01AC
DISMEM 23F7
              06AA 0687 065B 0617 05BB 0470 0443 03B6 02F4 00F5 00E4
              OOB4 0080
 DISUP
       00F4
              062E 050B 0408 04F3 03B2 0393 0369 02EB 02D6 01BC 01A3
              014D Q132 00F2 00D0 009D
 DSMEM1 23F8
              017F 00B9
              061F 0503 0420 0378 0340 0334 00EB 00FC
 DSMEM2 23F9
 DSMEM3 23FA
              0378 0187 0003
 DSMEM4 23FB
              0627 03E2 03A4 0385 0357 034A 0327 0315 0301 02E5 00C6
   MEM5 23FC
              043A 0009
 DSMEM6 23FD
              0363
 DSMEM7 23FE
              0434 0360 0192
              0737 0720 0724 0714 0707 0400
 FLG24 23D9
 INCHR 0758
              0591
 INCHR4 079D
              07FE
              068A 03AF 0390 0366 0351 032B 01B9 01B5 01A0 019C 0195
 KEYPTR 2308
              018A 017A
 KYTBL 07B9
              0160
              069E 03CC 039C 02A5
 MELG
        23E1
        O1CB
              0067
 NMIS
 OTCHR 06F4
 OTCHR1 06F7
              0500
 OTCHR6 0732
              07FA
 PELG
        230E
              069B 03B9 0373 02AC
 PRELG 23DA
             -0698 05D6 02B3
 PUNHEH 2302
              O4EE
 PUNHEL 2303
             04F2
 PUNHSH 2300
             0552 0529 04E6
 PUNHSL 23C1
              0556 0530 04EA
 REGTB 0705
              047A
 REGTBP 07E5
              0450
              0208
 REMBP2 007E
 RESTAR 009F
              060A 05D1 057F 04B0 0482 0465 043F 03D0 02B8 02A2
 RESTRI COAE
 "CLG
        23DF
              06A1 03BF 030B
  3T16
        2304
              0011
 RST24
        2307
              0019
       23CA
              0021
 RST32
 RST40
        230D
              0029
 RST48
        2300
              0031
                                      II-1
 RST56
        23D3
              0039
```

SSFLG 23F3 STKPT 23E2 + STKPT1 23E3 UABIN 06B3 UBASC 06BB UFGCR 0686	000A 033C 00AF	023F 01F6 01F6	010D 00A1 0083 004B 0043 02E5 02A7 0388 026B 00AB 00E7 009A 0
UFOR2 0659 UFOR3 067C UFOR4 06A7 UIF 23DD UIX3 0634 ULACC 06DB UPACC 06C4	0509 04A3 03E9 04A6 0248 0205 04CB 0437 035A 0295 04B6 0260 007A 05B3 05AC 05A5	0303 039F 037E 0062 01F2 00AC 005F 05A1 059B 0599	OZDA OZBE OZBB
UPACCS 06D5 GLOBAL SYMBOL ARFLG 23E0 CTC3L 07FE DIG4 23F6 DSMEM2 23F9		BPTAB 23E4 DECKY 0123 DISUP 00F4 DSMEM4 23FB	053C 0538 0534 052D 0526 CTC1P 07FA DIG2 23F5 DSMEM1 23F8 DSMEM5 23FC
DSMEM6 23FD INCHR4 079D NMIS 01CB PFLG 23DE PUNHSH 23CO REMBP2 007E RST16 23C4 RST48 23DO STKPT 23E2 UFGCR 0686 UFOR4 06A7 UPACC 06C4	DSMEM7 23FE KEYPTR 23DB OTCHR 06F4 PRFLG 23DA PUNHSL 23C1 RESTAR 009F RST24 23C7 RST56 23D3 STKPT1 23E3 UFOR1 063C UIF 23DD UPACCS 06D5	FLG24 23D9 KYTBL 07B9 OTCHR1 06F7 PUNHEH 23C2 REGTB 07D5 RESTR1 00AE RST32 23CA SEGPT 07A6 UABIN 06B3 UFOR2 0659 UIX3 0634	INCHR 0758 MFLG 23E1 OTCHR6 0732 PUNHEL 23C3 REGTBP 07E5 RFLG 23DF RST40 23CD SSFLG 23F3 UBASC 06BB UFOR3 067C ULACC 06DB

```
RESTR
                  0002
                                NAME
                  0003 ; RST, NMI AND BP ROUTINES
                  0004 ; VERSION 1, 7
                                       5/18/78
                  0005
                                PSECT
                                         REL
                  0006
                                GLOBAL
                                         DSMEM4
                  0007
                                GLOBAL
                                         DSMEMI
                  8000
                                         DISUP
                                GLOBAL
                  0009
                                GLOBAL
                                         UIF
                  0010
                                GLOBAL.
                                        UIX3
                                         STKPT
                  0011
                                GLOBAL
                  0012
                                GLOBAL
                                        RST16
                                         RST24
                  0013
                                GLOBAL
                  0014
                                GLOBAL
                                         RST32
                  0015
                                GLOBAL
                                         RST40
                  0016
                                GLOBAL
                                         RST48
                  0017
                                         RST56
                                GLOBAL
                  0018
                                GLOBAL
                                        DSMEM5
                  0019
                                GLOBAL
                                         DSMEM2
                  0020
                                GLOBAL.
                                        DISMEM
                                         DSMEMS
                  0021
                                GLOBAL
                  0022
                                GLOBAL
                                         UFFIGUR
                  0023
                                GLOBAL.
                                         UFOR1
                  0024
                                GLOBAL
                                         NMIS
                  0025
                                GLOBAL
                                         UF0R3
                                GLOBAL
                                         RESTAR
                  0026
                  0027
                                GLOBAL
                                         REMBP2
                  0028
                                GLOBAL
                                         RESTR1
                                GLOBAL
                  0029
                                         BFLG
JOOO
                  0030
                                ORG
                                         HOOOO
                  OOS1 ; ****RESTART INSTRUCTON HANDLER***
                  0032 ;***RESET ENTRY POINT - RSTO ****
                  OOSS : ***RSTO IS RESERVED FOR MESET AND RSTS IS RESERVED
                                               ALL OTHER RST'S ARE MAPPED
                  0034 :
                           FOR BREAKPOINTS.
                  0035 ;
                           TO LOCATIONS IN RAM WHERE THE USER CAN INSERT
                            A JUMP TO THE SERVICE ROUTINE IN RAM FOR
                  0036 ;
                  0037 ;
                           RST 8,16,24,32,48, AND 56.
                                                          THE USER'S REGISTERS
                  0038 ;
                            ARE STACKED UPON BREAKPOINT ENTRY AND ALL
                            BREAKPOINTS ARE PEMOVED FROM THE USER'S PROGRAM.
                  0039 ;
                  0040 ;****RESET PUSHBUTTON ENTRY POINT - RSTO
< 0000
       310023
                  0041
                                LI
                                         SP, 2300H
                                         RESTAR ; FINISH INITALIZATION
10003
       039F001
                  0042
                                JP
                  0043 ; ****BREAKPOINT ENTRY - RST8
>0008
                  0044
                                ORG
                                         0008H

    ;START RESTART TABLE

                                                          ; SAVE USER'S SP 23E2
                  0045 BPENT:
                                         (STKPT), SP
40008
       ED73FFFF
                                1.10
                                         AF
                                                  ; STACK USER REGISTERS
       F5
10000
                  0046
                                PUSH
                                         180
< 00000
       05
                  0047
                                PUSH
                                         BPENT2-%
                  0048
                                JR.
1000E
       1803
                  0049 ; ****USER ENTRY - RST16
                                         RS116
       CSFFFF
                                                  ; MAP INTO RAM
                                                                 23C4
                                JF
10010
                  0050
                                                  ; I INTO A, JEE INTO E
10013
       ED57
                  0051 RPENT2:
                                111
                                         A_{2} I
                  0052
                                LI
10015
       F3
                  0053
                                . 11-3
                                         BPENISHS
<0016
       1803
                  0054 ; ****USER ENTRY - RST24
                  0055
                                JP.
                                         RST24
                                                  23C7
  118
       CHEFFE
                                PUSH
                                         LIE.
7001B
       115
                  0056 BPENTS:
1001C
       15
                  0057
                                HEUR
                                         HI...
                                PUSH
                                         AF
                                                  JEAVE I AND IFF
       F5
                  0058
4001B
                                         BPENT4-9
       1803
                  0059
                                JH2
4001E
```

```
RESTR
      (C) 1978 MICRO DESIGN CONCEPTS - MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0002
ADDR
       OBJECT
                  ST # SOURCE STATEMENT
                                                  DATASET = DKO: RESTR : SRC
                  0060 ; ****USER ENTRY - RST32
10020
       CSEFEE
                                                   23CA
                  0061
                                 JP.
                                          RST32
10023
                                          AF, AF' ; GET ALT REGS
       08
                  OOG2 BPENT4: EX
40024
       119
                  0063
                                 EXX
10025
       F-5
                  0064
                                          ΉF
                                 PUSH
10026
       1803
                  0065
                                 JE
                                          BPENT5-$
                  0066 ; USER ENTRY - RST40
                                                  23CD
10028
       CSEFFE
                  0067
                                 110
                                          RST40
<002B
       C5
                  0068 BPENT5: PUSH
                                          BC
10020
       115
                  0069
                                 PUSH
                                          11F
10020
       7...
                  0070
                                 PUSH
                                          HI.
1002E
       1803
                  0071
                                 JEC
                                          BPENT6-$
                  0072 ; ****USER ENTRY - RST48
                                          HST48 Z3DØ
10030
       CSEFFE
                  0073
                                 APP
40033
       D00E5
                  0074 BPENT6: PUSH
                                          IX
0035
       00
                  0075
                                 MOR
                                                  ; SAVE A BYTE
10036
       1803
                  0076
                                          BPENTY--$
                                 JE
                  0077 ; ****USER ENTRY - RST56
                                                  2303
10038
       CSEFFF
                  0078
                                 HP.
                                          RST56
.003B
       FDE5
                  0079 RPENT7: PUSH
                                          ΙY
< 0030
       3E03
                                          A) 03H
                  0080
                                 1.13
4003F
       D386
                  0081
                                 CHUTE
                                          (CTC2), A
                                                           ; DISABLE EYBD INTR
10041
       BU2404001 0082
                                          IX, (STKPT)
                                 1.10
                                                            FRET USERS SP
10045
       10023
                  0083
                                          \mathbf{I} \mathbf{X}
                                 INC
10047
       10023
                  0084
                                 LMC
                                          XX
<0049
       DD2243001
                  0085
                                          (STKPT), IX
                                 1.10
<004D
       DUZEFE
                  0086
                                 1.30
                                          46 (XX-2)
                                                            FIEST PO LOW BYTE
10050
       13/
                  0087
                                 OH
                                                   ; SET STATUS
10051
       2003
                  0088
                                 JR
                                          MZ, BPENTS--$
10053
       DUSSEE
                  0089
                                 DEC
                                          (IX-1)
                                                            ; DEC HIGH BYTE
10056
                  0090 BELMIS: DEC
       D035FE
                                          (1X-2)
                                                            FDEC LOW BYTE
40059
       1007EF4
                  0091
                                          A, (1X-12)
                                                            FIFE ON STACK
                                 (...)
10050
                                          4
       E604
                  0092
                                 AND
                                                            ; MASK OUT IFF
1005E
       32FFFF
                  0093
                                                            ; SAVE FOR LATER
                                          (UIF)_{i}A
                                 0094
40061
       CUEFFE
                                 CALL
                                          UFORS FREE TAR ADDR AND BRELG
10064
                  0095
       1803
                                 JEC
                                          BP内主8台中$
                                 JP.
10066
       C3FFFF
                  0096
                                          MMIS
10069
       2813
                  0097 BPNT8A: JR
                                          Z,尼巴州BP2一第
                                                           ; NO BKPTS FO DISPLAY REGS
                  0098 ; ******BREAKFOINT REMOVAL*****
                  0099 FREMOVE BREAKPOINTS WHILE IN ZBUG THEY WILL BE RESTORED ON
                  0100 JA EXECUTE OR PROCEED COMMAND.
(009B
                                                            ; GET OF CODE TO RESTORE
                  0101 REMBE: LD
       DD7E02
                                          A_{\tau}(1X+2)
                  0102 ; CHECK FOR MULTI-DEFINED PREAKPOINTS
1006E
       FECE
                  0103
                                 CP
                                          OCEH
0070
       2807
                  0104
                                 , HE
                                          2, REMBP1-$
                                                           ; BRANCH IF MULTI-DEFINED
10072
       D03E01
                  0105 REMBRO:
                                1.30
                                          L_{2}(1X+1)
0075
                  0106
       1446600
                                 4...10
                                          村,(主X+O)
                                                           I GET ADDR OF BE
10078
       77
                  0107
                                 1...1...
                                          (HL), A ; RESTORE OF CODE
       CUEFFE
< 0079
                  0108 PEMBET: CALL
                                          UIX3 GET NEXT POSITION AND DEC B
4007C
       20FB
                  0109
                                 . 11-3
                                          NZ,积EMBP一多
                                                            ; GO AGAIN
                  0110 ; DISPLAY PC AND A
1007E
       100216565
                  OIII REMBRZ: LD
                                          1X, LUSMEM
                                                           FROINT TO DISMEM
10082
       2A4B001
                  0112
                                          HLJ (STKPT)
                                                           ; POINT TO STACK
                                 1.11
10085
       233
                  0113
                                 并任息
                                          1-41
10086
       11
                  0114
                                          A, (HL) : GET POH
                                 1...1.
10087
       COFFEE
                  0115
                                 CALL
                                          111-111-01
                                                  -; WRITE TO DISMEM
4008A
       10023
                  0116
                                 TMC
                                          3 X
10080
       DD23
                  0117
                                 IMC
                                          XX
                                          II-4
```

RESTR ADDR							ASSEMBLER V2.0 PAGE 0003 = DKO:RESTR .SRC
1008E	28	0118		DEC	H!		
1008F	7E	0119		LD	Α, (HL.)	- reum - Dim	
4 90	CD88001	0120		CALL			TO DISMEM
10093	DD23	0121		INC	IX) With I m	10 hishen
10095	DD23	0122		INC	IX		
10097	2B	0123		1410	HL.		
10098	7E	0124		LL	A, (HL)	GET A	
10099	CD91001	0125		CALL			TO DISMEM
10090	CSFFFF	0126		JF	DISUP		
	Section 1 1 1						*****
1009F	E07383004				(STKPT),		; INIT SP
100A3	314823	0129	Polancar Francis	LD	SP, 23A8F		; INIT SP (ZBUGS)
10006	3E00	0130		LD	A, 00H	1) 1142 OF (2,0000)
10088	32FFFF	0131		LD	(BFLG), A	7	CLEAR BELG
100AB		0132		L.E.	(UIF),A		CLEAR INTR BIT
100AE	CDEFFE		BESTRI:		UFGCK		
10031	3E11	0134	151	1.30			CHARACTER
10083	3280001	0135		(_)_((DISMEM)		# F C C C C C C C C C
10086	3E10	0136		1.30	A, 10H		ΔCTER
100B8		0137		LD	(DSMEMIL)		75. 11.41
COORB		0138		LD	(DSMEM2)		
COORE	1802	0139		JR	RESTR2-9		
10000	1813	0140		JR			RELATIVE OFFSET CALCULATI
10002	32FFFF		RESTR2:		(DSMEM3)		Alternative of total ontoother
10005	32FFFF	0142	Colonia Sant I I California	LD	(DSMEM4)		
10008	32FFFF	0143		LD	(DSMEM5)		
100CB	DB90	0144		I.N	A, (KBSEL		SENSE SWITCH
COCL	CB6F	0145		BIT	5. A		
CF	C29D001	0146		JP	NZ, DISUF		;GO TO ZBUG
roons	C30008	0147		JP.			T TO PROM
THE THE BOOK STADE	Control Control Control Control Control						UTINE-AUTOMATICALLY CALCULA
							IN MEMORY AND ON THE DISPLA
							INATION OF RELATIVE JUMP
							N WHICH HAS THE OFFSET
10005	13						TO OFFSET
10006	IJ5	0153		PUSH	DE		
10007	DDE:1	0154		FOE		; SAVE D	ISPLACEMENT ADDRESS
10009	13	0155		INC			TO NEXT OPCODE
100DA	7D	0156		1.13		GET LO	
COODB	93	0157		SUB		; SUBTRA	
10000	6F	0158		L.E.		SAVE	
(4000)	1307700	0159		LE			; CHANGE MEMORY
100E0	70	0160		L.D	A, H		
100E1	9A	0161		SBC	A. D		
100E2	BB21B4004	0162		LD	IX, DISME		
100E6	CD9A001	0163		CALL	UFOR1	WRITE	OVERRANGE TO DISPLAY
100E9	DB21BC004	0164		L10	1X, DSMEN	42	
100ED	71)	0165		LD	A, L.		
COORE	CDE7001	0166		CALL	UFOR1	# WRITE	OFFSET TO DISPLAY
400F 1	C3D0004	0167		JP ²	DISUP	; GO DIS	PLAY
>0086		0168	CTC2:	EQU	86H	;SS/PRO	M PGM
>0090		0169	KBSEL:	EGU	90H	3 MONITO	R/PROM1 SENSING
		0170		END			

```
ST # SOURCE STATEMENT
ADDR
       OBJECT
                                                 DATASET = PKO; DISUP : SRC
                  2000
                                        DISUP
                                MAME
                  0003 ; DISPLAY UPDATE ROUTINE
                  0004 ; VERSION 0.3 3/13/78
                  0005
                                PSECT.
                                         REL
                  0006
                                GLOBAL
                                         DISMEM
                  0007
                                GLOBAL.
                                         SEGPT
                  0008
                                GL.OBAL.
                                        DECKY
                  0009
                                GLOBAL
                                        DISUP
                  0010
                                GLOBAL DISUP
>00F4
                  0011
                                ORG
                                         OOF 4H
                  OO12 ; *********DISPLAY UPDATE ROUTINE******
                  0013 ; **FUNCTION: MOVES DATA FROM DISMEM TO DISPLAYS.
                  0014 :**ENTRY: DATA TO BE DISPLAYED IN SIX MEMORY LOCATIONS
                  0015 ;
                                  STARTING AT LOCATION DISMEM.
                  0016 ; **EXIT: ALL SIX DIGITS REFRESHED - REGISTERS DISTROYED AR
                  0017 ;
                                 IX, A, B, D, E, H, L
                  0018 ;**REGISTER USAGE: HL IS POINTER TO CURRENT LOC IN DISMEM
                                           1X IS POINTER TO SEG PATTERN TABLE
                  0019 ;
                  0020 ;
                                           13
                                             IS CURRENT DIGIT POINTER
                                              HOLDS DIGIT DATA TO BE DISPLAYED
                  0021 3
                  0022 ;
                                           A AND D ARE SCRATCH REGISTERS
100F4
                                                          ; POINT TO START OF BUFFER
       21FFFF
                  0023 DISUP:
                                LD
                                         HL, DISMEM
<00F7
       0620
                  0024
                                LD
                                         B,020H ; POINT TO LEFT DIGIT
100F9
                                                GET FIRST BYTE
       5
                  0025 DISUP1:
                                1 1
                                         E (HL)
COOFA
                                         D 0
                                                 3 CLR D
      1600
                  0026
                                1...10
100FC
       3E00
                  0027
                                         A.O.
                                1.00
100FE
                  0028
                                                          FIURN OFF DISPLAY
       0380
                                OUT
                                         (DIGLH), A
                                                          ; INDEX INTO TABLE
10100
       DD21FFFF
                  0029
                                1.10
                                         IX,SEGPT
0104
                  0030
                                ADD
                                         IX, DE
                                                          FOR SEGMENT PATTERN
       DD19
                  0031
                                LD
                                         A_{r}(IX+0)
                                                          GET PATTERN
10106
       DD7E00
10109
                                OUT
                                         (SEGLH), A
                                                          FOUT TO SEG LATCH
       D388
                  0032
4010B
       78
                  0033
                                1.10
                                         A_{\ell}B_{\ell}
                                                          FOUT TO DIGIT LATCH
                                OUT
                                         (DIGLE), A
<010C
                  0034
      D380
                                         E, 45D ; SET DELAY FOR 1 MS
4010E
      1E20
                  0035
                                1.11
10110
                  0036 DISUP2: DEC
                                         H.
       1 D
                                                 F DELAY LOOP
10111
                  0037
                                A_{2}O
       3E00
                                CP
                                         E
40113
                  0038
       BB
                                         NZ,DISUP2-#
10114
       20FA
                  0039
                                JEC
10116
       3E01
                  0040
                                CLD
                                         A, 01H
                                CF.
10118
       138
                  0041
                                         В
                                                 ; B=1?
                                JR
                                         Z, DISUPS-$
                                                         ; YES, RE-INIT & EXIT
40119
       2805
                  0042
                  0043
                                         HL...
                                                 ; NO, POINT TO NEXT DIGIT
C011B
      23
                                INC
                  0044
                                                 SHIFT TO MEXT DIGIT
4011C
       CB38
                                SRL
                                         <u>[</u>-:
                  0045
                                         DISUP1-$
1011E
                                JR
       1809
                                                 ; GO DECODE KEYS
       CSEFFE
                  0046 DISUPS:
                                JP
                                         DECKY
10120
                                                  ; WRITE ONLY - DIGIT SELECT
 >0080
                  0047 DIGLH:
                                EQU
                                         80H
```

(C) 1978 MICRO DESIGN CONCEPTS - MOSTEK FLH-80 ASSEMBLER V2.0 PAGE 0001

ERRORS=0000

0048 SEGLH:

0049

EQU

EMD

>0088

DISUP

88H

; WRITE ONLY - SEG PATTERN

ROW AT A TIME, CHECKING ALL COLUMNS. KEY VALU" 0062 3 IS FOUND AND IF IT IS A HEX DIGIT IT IS PLACE. 0063 3 IN THE MEXT EMPTY LOCATION OF DISMEM (POINTER= 0064 3 FLAGS ARE SET WHEN 2 DIGITS (DIG2) KEYPTR). 0065 3 AND 4 DIGITS HAVE BEEN ENTERED (DIG4). 0066 3 8 DIGITS HAVE BEEN ENTERED A MEMORY CHANGE IS CALLED, IF A COMMAND KEY IS DECODED THE CORRECT 0067 3 0068 3 SERVICE ROUTINE IS FOUND IN A JUMP TABLE (JPTAB) $0069 \pm$ COMMAND KEY EXECUTION ROUTINES ARE ALSO INCLUDED IN THIS MODULE. 0070 ; OO71 ; ENTRY: NONE REQUIRED, DONE AFTER DISP UPDATE (DISUP) 0072 3 EXIT: IF CMND KEY, CMND HAS BEEN EXECUTED. IF HEX 0073 3 KEY, DATA RAS BEEN ENTERED INTO DISMEM. 0074 FREGISTERS USED: 0075 +A-SCRATCH-KEYSL VALUE 0076 3 B-DIGLH VALUE 0077 ; C-SCRATCH-UNIQUE WORD FROM ROW AND CLMN DATA 0078 3 HE-POINTER INTO KYTBL 0079 3 HL-POINTER INTO DISMEM (KYPTR) 0080 ; BC-SCRATCH-USED TO COMPUTE OFFSET INTO DISMEM EXX-USED BY PROM PROGRAMMER TO HOLD POINTERS 0081 ; 0082 +DURING ERROR CHECKING AND DISP USING NEXT KEY. 10123 3F.7F 0083 DECKY: LIIA. 7FH 10125 D388 0084 OUT (SEGLH), A FIURN OFF DISPLAY 3E3F 10127 0085 A, SEH 10129 D380 0086 OUT (DUGLE), A FOUTPUT ALL ROWS LOW ; INPUT COLUMN DATA < 0.1.2B</pre> 13890 0087 LM A. (KBSEL) 10120 E61F 0088 AND 1FH ; MASK OUT OTHER INPUTS 1012F $\mathbb{C}\mathbb{P}$ 154 JANY KEY DOWN? FE1F 0089 RETRUN TO DISPLAY 40131 CAFFEE 0090 JE. Z, DISUP : NO. 10134 CUFFEE 0091 CALL D20MS ; YES, WAIT FOR DEBOUNCE 40137 OE80 0092 Co D1GLH 10139 0601 0093 LD B, OIH FPLACE SELECTED ROW LOW 10138 (C), BF1141 0094 KEYDM1: OUT 40130 10390 0095 TIM A. (KBSEL) ;INPUT COLUMN DATA 1013F E61F 0096 CIMA 11-11) MASK OUT 05, 06, 07 10141 FEIF 0097 $\mathbb{C}\mathbb{P}$ 1FH FREY DOWN? 10143 2004 0098 , IR NZ, KEYDN2-\$; YES, DECODE KEY 10145 0099 SLA **]**-: ; NO, SELECT NEXT ROW CB20 < 0147 31:40 0100 1.13 A, 40H < 0149 13(4) 0101 CH]-: FALL DONE? 1014A 0102 JE NZ, KEYDN1-# FNO LOOP BACK ZOLE 3 YES EXIT 4014C 0332014 0103 JE DISUP 0104 :**ENTRY CONDITIONS TO KEYDECODE ARE ROW IN B AND COLUMN (MASKED BY 1F) IN A 4014F OEOO 0106 KEYEM2: LD C, OOH 10151 OD0107 KEYLN3: 14EC \mathbf{C} 10152 0108 SEC CB38 1-: 0154 20FB 0109 NZ, KEYDN3-\$ FALL THROUGH WHEN B=0 . 11-1 10156 **CB21** 0110 SLA \mathbb{C} (.: 10158 **CB21** 0111SLA 1015A **CB21** 0112SLA (FORT VALUE TO HIGH MIBBLE 10150 CB21 0113SLA Ü, 1015E $\otimes 1$ 0114 ADD A. C COMBINE WITH A SETUP POINTER TO MEXT DIG 1015E 21FFFF 0115 1.13 HL, KYTBL 0116 KEYDN4: 100 (HL)JAHTABLE FOUND 10162 1-1-10163 2804 0117 , [[--(2, KEYDN5-\$; YES, FOUND IT

```
(C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. O PAGE 0003
DECKY
ADDR
       OBUECT
                ST # SOURCE STATEMENT
                                               DATASET = PKO: DECKY . SRC
10165
       23
                 0118
                               IMC
                                       HI...
10166
       04
                                       13
                 0119
                               IMC
                                              - ; ADJ POINTERS
   57
       18F9
                 0120
                               JEC
                                       KEYDN4-$
                                                        FLOOP BACK
10169
       DB90
                 O121 KEYDN5: IN
                                       A, (KBSEL)
                                                        CK FOR KEY RELEASE
<016B
       E61F
                 0122
                               AND
                                       O1FH
                                               - ; MASK OTHER INPUTS
1016D
       FE1F
                 0123
                               CE
                                       O1FH
1016F
       20E8
                 0124
                               MZ, KEYDM5-$ ; LOOP BACK TILL KEY UP
< 0171
       0035014
                 0125
                               CALL
                                       DIZOMS ; DEBOUNCE
10174
                 0126
       78
                               1.0
                                       A_{\ell} \mathbb{R}
                                               GET KEY VALUE
10175
       FE10
                 0127
                               CF
                                       10H
<0177
       3045
                 0128
                               JE
                                                       COMMAND KEY GO DECOBE
                                       NC, KEYDN6-#
10179
       2AFFFF
                 0129
                                       HL5 (KEYPTR)
                               1.13
                                                       HEX KEY, SAVE IN DISMEM
< 0170</p>
       70
                 0130
                               LI
                                       (HL), E
4017D
      137
                 0131
                               ÜR
                                       44
1017E
       OTEFFE
                 0132
                               BC, DSMEM1
40181
       ED42
                 0133
                               SBC
                                       HL, BC ; ENTERED DIGIT 2?
10183
      2820
                               JE
                 0134
                                       Z, FEYDNA-#
10185
      B7
                 0135
                               OB
                                       \Delta
                                               - ; CLEAR CARRY
10186
      OTEFEE.
                 0136
                               LUE
                                       BC, DSMEM3
                                                        J CLEAR CARRY
10189
       2A7A011
                 0137
                               HL, (KEYPIR)
10180
      ED42
                 0138
                               880
                                       HL, BC ; ENTERED DIGIT 4?
1018E
       281B
                 0139
                               温报
                                       7, KEYDN8-$ ; YES, INC FLAG
10190
      B7
                 0140
                               OR:
40191
       O1FFFF
                 0141
                               LU
                                       BC, DSMEM7
      2484017
0194
                 0142
                               LI
                                       HL, (KEYPTR)
                                                        THEX KEY, SAVE IN DISMEM
10197
       ED42
                 0143
                               880
                                       HLJBC :8 DIGITS IN?
10199
      2816
                 0144
                               JR
                                       Z, KEYDN9-#
                                                        JYES, INC FLAG
9B
       2A95014
                 0145 KEYDM7: LD
                                       HEJ (KEYPTR)
                                                        GET KEY POINTER
1、49円
       23
                 0146
                               INC
                                       HL ; INCREMENT IT
1019F
       2290014
                 0147
                               LD
                                       (KEYPTR), HL
                                                       SAVE HL
101A2
      C34D014
                 0148
                                       DISUP FEXIT
                               JP
101A5
       21FFFF
                 0149 KEYDNA: LD
                                       HL, DIG2
10148
       34
                 0150
                               TMC:
                                       (HL)
401A9
       18F0
                 0151
                               JR
                                       KEYDN7-$
COLAB
      21FFFF
                 0152 KEYDN8: LD
                                       HL, DIG4
COLAE
       34
                 0153
                               INC
                                       (HL)
101AF
       18EA
                 0154
                               JE
                                       KEYDN7-$
10181
      CDB4034
                 O155 KEYDNY: CALL
                                       ALTER ; ENTER DATA TO MEM, PORT OR REG
< 01B4</p>
      2880014
                 0156
                               1.17
                                       HL, (KEYPTR)
CO1B7
       28
                 0157
                                       HL ; BACKUP POINTER TO 6 DIGITS IN
                               DEC
10188
      2285017
                 0158
                               LD
                                       (KEYPTR), HL ; SAVE HL
COIBB
      C3A3014
                 0159
                               JP.
                                       DISUP
                 0160 FIND ADDRESS OF COMMAND KEY HANDLER-KEYVALUE IN A
101BE
                 0161 KEYDNG: SUB
      T16.10
                                      10H ; KEY 16=0 KEY 17=3
10100
      4F
                 0162
                               LE
                                       C.A
10101
      81
                 0163
                               ADD
                                       A) C
                                               ; DOUBLE OFFSET
10102
      81
                 0164
                               ADD
                                       ALC:
                                               FIRTPLE OFFSET
10103
      4F
                 0165
                               LD
                                       C, A
10104
      0600
                 0166
                               LI
                                       BY OOH
10106
      2100024
                 0167
                                       HL, JETAB
                              1.10
                                                       - ; GET TABLE ADDR
10109
      09
                 0168
                               ADD
                                       HL,BC ; ADD OFFSET
                               JP
4010A
      E9
                 0169
                                       (HL)
                 0170 (SERVICE ROUTINE FOR NM1 INTERRUPTS, SINGLE STEP OR ABORT
  CB
      ED73FFFF
                 0171 NMIS:
                              LD
                                       (STKPT), SP ; PRESERVE USER/S SP
1010H
      F5
                 0172
                               PUSH
                                       AF
401B0
      3E03
                 0173
                               LD
                                       A, O3H
10102
      D386
                 0174
                               OUT
                                       (CTC2), A
                                                       SHUT DOWN CTC
10104
      ED57
                 0175
                               LD
                                       A, I GET I INTO A, IFF INTO F
```

```
DECKY
       (C) 1978 MICRO DESIGN CONCEPTS - MOSTEK FLP-SO ASSEMBLER V2. O PAGE 0004
 ADDR
       OBJECT
                  ST # SOURCE STATEMENT
                                                  DATASET = DKO: DECKY . SRC
10106
       C5
                  0176
                                 PUSH
                                         RC
10107
       105
                  0177
                                PUSH
                                         DE
                                                  ; SAVE REGISTERS
10108
       F
                  0178
                                PUSH
                                         HI
10109
       F5
                  0179
                                          ΔE
                                 PUSH
401DA
       08
                  0180
                                 EΧ
                                         AF, AF
<010B
       117
                  0181
                                EXX
10100
       F5
                  0182
                                         AF
                                PUSH.
       05
101100
                  0183
                                PUSH.
                                         [\cdot;t]
101DE
       \Gamma_{1}
                  0184
                                PUSH
                                         DE
COLDE
       E
                  0.185
                                PUSH
                                         H!..
101E0
       LIDES.
                  0186
                                PUSH
                                          IX
101E2
       FDE5
                  0187
                                PUSH
                                          1 Y
101E4
       DD2ACDO11 0188
                                          1X, (STKPT)
                                GET USERIS SP
101E8
       0023
                  0189
                                 INC
                                          XX
401EA
       10023
                  0190
                                 IMC
                                         IX
                                                 - ; ADJUST 10 USER1S REAL SP
101EC
       DD7EF4
                  0191
                                A, (IX-12)
                                                         - ; IFF ON STACK
101EF
       E604
                  0192
                                AND
                                                  ; MASK IFF
<01F1
       32FFFF
                  0193
                                LD
                                          (UIF), A ; SAVE
01F4
       DD22E6011 0194
                                         (STKPT), IX
                                                           ; SAVE_USER1S_SP
                                101F8
                  0195 NMIS1:
       SAFFFF
                                1.11
                                         A, (SSFLG)
                                                           ; IN SS MODE?
101FB
       BZ
                  0196
                                OR
                                                  J SET STATUS
101FC
       CA23011
                  0197
                                         Z, DECKY; NO, ITS A KB INTR
                                 JF
401FF
       SHOO
                  0198 MMIS2:
                                A. OOH
10201
       32F9011
                  0199
                                LE
                                         (SSFLG), A
                                                           CLEAR FLAG
10204
       COFFEE
                  0200
                                CALL
                                         UFORS GET BP DATA
                                ·H-
10207
       CAFFEE
                  0201
                                         Z, REMBER
                                                           ; NO BP, DISP PC AND A
1020A
       1842
                  0202
                                JR
                                         CCS1C-$ ; INSTALL BP, ACTIVATE KB AND RET
                  0203 JUMP TABLE FOR COMMAND KEYS
10200
       0330024
                  0204 JPTAB:
                                JP
                                         COST
                                                  3 EXEC
1020F
       0372024
                  0205
                                JP.
                                         0082
                                                  : 88
10212
       C3A1021
                  0206
                                JP
                                         CCS3
                                                  ; MON
10215
       C364021
                  0207
                                JE
                                         CC34
                                                  ; NEXT
10218
       C3ED021
                  0208
                                JP
                                         0085
                                                  ;REG1 DISP
                                JF
4021B
       0308034
                  0209
                                         CC56
                                                  ; REG DISP
1021E
       C36B031
                                JF
                                         CCS7
                  0210
                                                  ; PORT EXAM
10221
       0395034
                  0211
                                JP
                                         0088
                                                  ; MEM EXAM
10224
       0397044
                  0212
                                 JP
                                         CCS9
                                                  ) BP
10227
       C3CA041
                  0213
                                 JP.
                                         00810
                                                  ; PUNCH TAPE
1022A
       C381054
                  0214
                                 JF
                                         00811
                                                  ; LOAD TAPE
10220
       C3D3051
                  0215
                                 JP
                                         CCS12
                                                  ; PROG PROM
                  0216 ; EXEC KEY HANDLER
40230
       3E00
                  0217 0081:
                                         A, OOH
                                10232
                                                           GOLLAR DISPLAY
       D380
                  0218
                                OUT
                                          (DIGLH), A
10234
       SAACO14
                  0219
                                LD
                                         A, (D1G4)
10237
                                                  SET STATUS
       B7
                  0220
                                OR:
10238
       2800
                  0221
                                 JR
                                         Z, CCS1A-$
                                                           ; 4 DIGITS NOT IN PROCEED
1023A
       CDFFFF
                  0222
                                CALL
                                         UPOR2 GET STARTING ADDR IN HL
10230
       DD2AF6011
                  0223
                                LD
                                         IX, (STKPT)
                                                           SET POINTER TO USER'S SP
10241
       DD75FE
                  0224
                                          (IX-2), L
                                LD
10244
       DD74FF
                  0225
                                (IX-1), H
                                                           CHANGE PC TO NEW ONE
                  0226 ; PROCEED MODE
10247
       CD05021
                  0227 CCS1A:
                                         UFOR3
                                                  ; CHECK IF BP1S ACTIVE
                                CALL
1024A
       202B
                  0228
                                 JR
                                         NZ, CCSZA-#
                                                           ; YES SS ONCE
10240
       1816
                  0229
                                 JR
                                         CCS1D-$ ; NO, ENABLE KB AND RET
                  0230 ; INSTALL BREAKPOINTS AND SAVE USERS OF CODES
1024E
       DD21FFFF
                  0231 CCS1C:
                                         IX, BPTAB
                                                           FOINTER TO BE TAB
                                LU
10252
       DD6600
                  0232 CCS1CA: LD
                                         H_{\ell}(IX+0)
10255
       DD6E01
                  0233
                                LD
                                         L, (IX+1)
                                                          GET ADDR OF OP CODE
```

DECKY ADDR					MOSTEK FLP-80 ASSEMBLER V2.0 PAGE 000 DATASET = DKO:DECKY .SRC
10258	7E	0234			A, (HL) GET OF CODE
40259	OECF				C,OCFH ; INSTALL RST7 OF CODE
5B	71				(HL),C ;AS A BP
1025C	DD7702				(IX+2),A ;SAVE USERS OF CODE
1025F	CDFFFF	0238		CALL	UIX3 ; POINT TO NEXT LOCATION
10262	20EE			JR	NZ,CCS1CA-\$;LOOP BACK FOR MORE
		0240	FNABLE	. KEYBOARI	J FOR ABORT
10264	3E04	0241	CCS1D:		A, 04H
10266	D38C	0242		OFL	(DIGLH), A ; ENABLE NMI INTERRUPT
10268	BE45			LL	A, 45H
1026A	D386			OUT.	(CTC2),A ;C1C TO MAKE A ZC/TO
10260	3E01	0245			A, 01H
1026E	D386	0246		OUT	(CTC2),A ;ON ONE NEG PULSE IN
10270	1812	0247		JR	CCS2B-# ; RESTORE USER'S REGISTERS
		0248	SINGLE	STEP KEY	/ HANDLER
10272	3E00	0249	CCS2:		A, OOH
10274	32FFFF	0250		LD	(BFLG), A ; CLEAR OUT ANY BP
10277	3E01	0251	CCS2A:	L.D	A, 01H
10279	3202021	0252		L.LI	(SSFLG),A ; SET SS FLG
10270	BEO7	0253			A, 07H
1027E	0386	0254		QUT	(CTC2),A ; NO INTR RESET CTC2 A,11D ; INTO CTC FOR 176 COUNTS
10280	SEOR	0255		LE	A,11D ; INI) CTC FOR 176 COUNTS
10282	10386	0256		TUO	(CTC2), A ; UNTIL NMI INTR
		0257	⇒ RESTOR	Œ REGISTA	RS
10284	FDE1	0258	CCS2B:	POP	IY
10286	D0E1	0259		POP	IX
10288	Ei	0260		POP	HL.
7 189	Di	0261		P0P	DE
1048A	C1	0262		POP	BC ; ALTERNATE REGISTERS
4028B	F1	0263		POP	AF
10280	08	0264		EΧ	AF, AF
4028D	D9	0265		EXX	
1028E	F-1	0266		POP	AF ; I AND IFF
1028F	ED47	0267		1.1.1	I.A : RESTORE I
10291	E 1.	0268		POP .	HL
10292	101	0269		HOP	DE.
10293	C1	0270		POP	BC
10294	3AF2017	0271		LD	A, (U)F) ; GET 1FF
10297	BZ	0272		OR	A SET STATUS
10298	C29E021	0273		J.P	NZ, CCS2C ; GO ENABLE INTR
1029B	H 1.	0274		POP	AF
10290	F3	0275		131	DISABLE INTERRUPTS
10290	09	0276		RET	;TO USER'S PROGRAM
1029E	F1	0277	ccszc:	POP	AF
1029F	H B	0.278		EL	; ENABLE INTERRUPTS
102A0	C9	0279		RET	; KETURN TO USER PROGRAM
		0280	S MON KE	Y HANDLE	R - FORCES RESTART OF MONITOR
		0281	; AND SA	AVES USER	'S KEGISTERS
102A1	CSFFFF	0282	ccss:	JP	RESTR1 ; CLEAR FLAGS, DISP HDR
		0283	J NEXT 1	CEY HANDL	FK
					NEXT MEMORY, NEXT PORT OR NEXT ERROR
		0285	JIM PRO	OM PROGRA	MMING ROUTINE
102A4	SAFFFF	0286	CCS4:	f: " <u>F</u> :t	A, (MFLG)
台ブ	FE01	0287		CP'	O1H ; MEMORY EXAM MODE ACTIVE
102A9	2812	0288		JR	Z,CCS43-\$
102AB	SAFFEF	0289		LD	A, (PFLG)
102AE	FE01	0290		CP	OIH ; PORT EXAM MODE ACTIVE?
10280		0291		JRC	Z,CCS4C-\$

```
DECKY
       (C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. O PAGE 0006
 ADDR
       OBJECT
                  ST # SOURCE STATEMENT
                                                  DATASET = DKO: DECKY . SRC
10282
       SAFFFF
                  0292
                                LD
                                         A, (PRELG)
402B5
                  0293
       FE01
                                CP.
                                         OTH
                                                 FROM PROG MODE ACTIVE?
       C2A2021
10287
                  0294 CCS4A:
                                JP
                                         NZ, RESTRI
                                                          ; KEY HAD NO MEANING
102BA
       0330061
                  0295
                                JE
                                         008120
                                                 ; YES, PROM PROG MODE ACTIVE
                  0296 ;
                                                 GO DISPLAY NEXT ERROR
102BD
      CD3B024
                  0297 CCS4B:
                                CALL
                                         UFOR2
                                                 FORMAT TO FOUR BYTES IN HL
10200
      23
                                         HL
                  0298
                                INC
                                                 SELECT NEXT MEMORY ADDR
10201
       70
                  0299
                                LD
                                         A, H
10202
                                         UFORT
                                                 SUPPORTE FIRST TWO DIGITS
       CUEFFF
                  0300
                                CALL
10205
       0023
                  0301
                                INC
                                         TΧ
                                                 ; IX IS ALKEADY PTING TO DISMEM
40207
       0023
                  0302
                                INC
                                         ΙX
10209
       70
                  0303
                                1.10
                                         A. L.
1020A
      0003021
                  0304
                                         UFOR1
                                CALL
                                                 ; UPDATE SECOND TWO DIGITS
102CB
      10023
                  0305
                                INC
                                         TX
1020F
      BD23
                  0306
                                INC
                                         IX
40201
       7E
                  0307
                                LD
                                         A. (HL.)
                                                 FREAD NEW MEMORY
10202
       CDCBO24
                  0308
                                                 ; UPDATE THIRD TWO DIGITS
                                CALL
                                         UF OR 1
40205
       C3BC014
                  0309
                                JF
                                         DISUP
                                                 ; GO DISPLAY
10208
      CDBEOX
                  0310 CCS4C:
                                CALL
                                         UFOR2
                                                 FORMAT TO FOUR BYTES IN HL
1020B
      40
                  0311
                                LI
                                         C. H
                                                 FIONLY H HAS MEANING
10200
       OC.
                  0312
                                INC
                                         \mathbb{C}
                                                 ; SELECT NEXT PORT
10200
      ED78
                  0313
                                IM
                                         A_{\ell}(0)
                                                 FREAD PORT
                                                 ; IX ALREADY POINTING TO DISMEM
102DF
       79
                  0314
                                A_{\ell} C
102E0
      CDD3024
                  0315
                                         UFURI
                                CALL
102E3
      DD21FFFF
                  0316
                                LU
                                         IX, DSMEM4
                                                          FOINT TO LAST TWO DIGITS
02E7
                  0317
                                                 SWRITE INTO DISMEM
       CDE1024
                                CALL
                                         UF ORG.
102EA
                  0318
                                JP.
                                         DISUP
      C3B6021
                                                 ⇒ GO DISPLAY
                  0319 FALTERNATE REGISTER DISPLAY
                                         A) 01
102ED
       SEO1
                  0320 0085:
                                4...13
102EF
       32FFFFF
                  0321
                                1.11
                                         (ARFLG), A
                                                          ; SET ARFLG
102F2
      DD21FFFF
                  0322
                                LD
                                         IX, DISMEM
                                                          FPOINT TO REG
102F6
                  0323
                                         A, 12H ; PRIME CHAR
       3E12
                                LI
102F8
                  0324
                                                          FWRITE TO DISPLAY
      IDD2701
                                1.13
                                         (IX+1), A
102FB
      0055044
                  0325
                                         ALTER5
                                CALL
                                         A, (HL) GET INTO A
102FE
       7 E
                  0326
                                LI
102FF
       DD21E5021 0327
                                         IX, DSMEM4
                                                          FFT TO LAST 2 DIGITS
                                1. 1.1
                  0328
                                                 ; WRITE A TO DISMEM
10303 CDE8021
                                CALL
                                         UFORT
                  0329
                                JEC.
                                         00860-$
10306
       185A
                  0330 ; MAIN REGISTER DISPLAY
10308
                  0331 0086:
      BEO1
                                1.11
                                         A, 01H
4030A
       32FFFF
                  0332
                                1.10
                                         (RELG)_{i}A
                                                          SET RELG
4030D
      CD6E044
                  0333
                                CALL
                                         ALTER6
40310
                  0334
       3804
                                JH
                                         C, CCS6A-$
                                                          ;SPEC REG LT 6?
10312
                  0335
                                         A, (HL) ; GET INTO A
       7E
                                LD
       DD2101031 0336
10313
                                1...17
                                         IX, DSMEM4
                                                          JPT 10 LAST 2 DIGITS
10317
       0004034
                  0337
                                CALL
                                         UFORT
                                                 ; WRITE A TO DSMEM4, 5
                  0338
4031A
      1846
                                JR
                                         00860-$
                  0339 ; HAMULE PC, SP, 1X, 1Y
10310
      FEOS
                  0340 CC86A:
                                OF'
                                         3
                                                 GIS IT KEY 3
1031E
                                                          ; YES, IFF
       2835
                  0341
                                JEC
                                         Z, CCS68-$
10320
                  0342
                                CF
                                                  ; KEY 2?
      FE02
10322
       2817
                  0343
                                JEC
                                         Z,CCS6A1-$
                                                          ; YES, STACK POINTER
10324
                  0344
                                1...).1
                                         A, (HL) ; LOW BYTE INTO A
      7 E
10325
       DU2115031 0345
                                         IX, DSMEM4
                                LD
10329
      DD22B9011 0346
                                         (KEYPTR), IX
                                                          -; PREPARE FOR FOUR DIGITS I
                                LD
1032D CD18031
                  0347
                                CALL
                                         UFOR: ; FIRST BYTE TO DSMEM2, 3
10330
      23
                  0348
                                INC
10331
                  0349
                                1.11
                                         A, (HL) ; HIGH BYTE TO A
       7E
```

DECKY						ASSEMBLER V2. 0 PAGE 0007
ADDR	OBRECT	ST #	SOURCE	STATEMENT	r DATASET	= DKO: DECKY . SRC
10332		0350				POINT TO FIRST TWO
10539		0351				BYTE TO DSMEM4,5
9	182D			JR	CCS6D-\$; GO DISF	4_AY
1033B	SAFFFF		UUS6AI:		A, (STKPT1)	
1033E	DD2134034				IX, DSMEM2	
10342	CD37034			CALL	UFORI FIRST B	SALE TO DISWEW
10345	3A3F021			LD	A, (STKPT)	
10348	DD2127031				1X,DSMEM4	
10340				CALL	UFOR1 ; SECOND	
1034F	DD2228034					PREPARE FOR 4 DIGITS IN
10353	1813	0360	1.16.61854.15	JR JR	CCS4D-\$	
and the second print of the second	President America		HANDLE		TAL CONSIDERATION A	
10355			CCS6B:		IX,DSMEM4	1.1122 - 6 - 2025 - 25
10359 10350	3A95021 CD4D031	0363		LD CALL	A, (UIF) ; GET VAL	
1035F	2192014			LD	UFOR1 ; WRITE T	O DISHER
10362	21FFFF	0000 0044	name z na	!k.)	HL, DSMEM7	SETUP FOR REG CHG
10365	2251031	0000	CDOOC.	LD	(KEYPTR), HL) SEIDE FOR RED CHO
10368			CCS6D:		DISUP	
0.500	the carrier rate of		JEXAMIN		Tr trace.	
1036B	3AA6011		CCS7:		A, (D1G2)	
1036E		0371	the first test of the	CO	1	
10370		0372		JR		VERIFY TWO DIGITS IN
10372	32AC021			LD		SET PFLG
10375		0374		LE	A, 10H	Z tar'l ma 1
10377	3240031				(DSMEM2),A	
1037A		0376				BLANK DIGITS 2 AND 3
/ 7D		0377		CALL		RT ADDR INTO HL
4.080		0378		LE		RST TWO DIGITS TO C
10381	ED78	0379		IN	A, (C) ; READ TH	
10383	DD2157031	0380		11.1	1X,DSMEM4	FT TO DATA DIGITS
10387	CD5D037			CALL	UFOR1 ; WRITE I	INTO DISMEM
1038A	DDZ3	0382		INC	ΙX	
10380	DDS3			INC	IX ; SETUP :	
1038E	DD2266031	0384			(KEYPTR), 1X	SETUP TO CHG PORT
10392	0369031		CCS7A:		DISUP ; GO DISE	PLAY
				E MEMORY		
10395	3A35021		CCS8:	LII	A, (DIG4)	
10398	BZ	0388		OR	A JUERIFY	FOUR DIGITS IN
10399	2816	0389		JR	Z,CCS8A-\$	
1039B	32A5021	0390		LD	(MFLG), A	
1039E	CDZEO34	0391		CALL		JR BYTE ADDR IN HL
103A1	7E	0392		LD	A, (HL) ; GET MEN	
103A2	DD2185034			LD		; POINT TO CORRECT DIGITS
10346	CD88031	0394		CALL INC	UFOR1 ;WRITE:	INTO DISHER
103A9	DD23	0395		INC	1 X	
103AB 103AD	DD23 DD2290034	0396		LD		SETUP FOR DATA CHG
103B1	C393031		CCSBA:	JF JF	DISUP) SETOR FOR BATA CHO
10384	DD21F4021			LD	IX, DISMEM	
103B 4 103B8	3A73031	0400		LD	A, (PELG)	
103BB	B7 B7 303	0400		OR:	A	
40380	202A	0401		JR	NZ, ALTER2-\$	FORT CHNG
BE	3A0B037	0403		LD	A, (RFLG)	er a reget à N. E Sout E. E. (Sheet)
10301	B7	0404		OR:	A	
10302	2035	0405		JR		; REG_CHANGE
10304	3AF0021	0406		LD	A, (ARFLG)	
10307	B7	0407		OR:	A	
and some some it		/			-	

```
DECKY
       (C) 1978 MICRO DESIGN CONCEPTS - MOSTEK FLP-80 ASSEMBLER V2.0 PAGE 0008
                 ST # SOURCE STATEMENT
ADDR
       OBULCT
                                                 DATASET = DKO: DECKY : SRC
10308
       0241041
                  0408
                                JP.
                                         MZ, ALTR4
                                                         - ; ALT REG CHANGE
4030B
       3490031
                  0409
                                1.11
                                         A. (MELG)
1030E
       E-7
                  0410
                                ORC
                                         \leftarrow
1030F
       CABS021
                                JF
                                         Z, RESTRI
                  0411
                                                           ; FALSE ALARM RESTART
                                         UFOR2 ; GET ADDR INTO HL
10302
       CD9F031
                  0412
                                CALL.
10305
                                                          GET HIGH MIBBLE
       DD7E06
                  0413
                                         A_{r}(IX+6)
                                10308
       CUSE041
                  0414
                                CALL
                                         ALTER7
10308
       DDF607
                  0415
                                OR
                                         ( XX+7)
                                                 GOR WITH LOW NIB
103DE
       77
                  0416
                                1.13
                                         (HL), A ; WRITE TO MEMORY
1030F
                                                 FREAD IT BACK
       7E
                  0417
                                A_{r}(HL)
10350
       DD21A4031 0418 ALTERI: LD
                                         TX, DSMEM4
       CDA7031
                                                 ; WRITE NEW DATA INTO DISMEM
103E4
                  0419
                                CALL
                                         UFOR1
                  0420
                                RET
103E7
       CDD3034
                                         UFORZ ; GET ADDRESS INTO HL
103E8
                  0421 ALTER2: CALL
<03FB
       DD7E06
                  0422
                                [_]]
                                         A_{\ell} (IX+6)
                                                         GET ONE NIB
COBEE
       CUSE041
                  0423
                                CALL
                                         ALTER7
103F1
       DDR90X
                  0424
                                ÜR
                                         (IX+7) ; OR 1WTH LOW NIB
103F4
      40
                  0425
                                         COH
                                LU
                  0426
                                         (C), A ; WRITE TO PORT
103F5
       ED79
                                OUT
103F7
                  0427
                                         ALTERI-$
       18E7
                                JE
                  0428 ; MAIN REGISTER CHANGE
10359
       CD6E041
                  0429 ALTRS:
                                CALL
                                         ALTER6
103FC
                                                          ; SPEC REG LT 6?
       3800
                  0430
                                JEC
                                         C, ALTR3A-$
COSEE
       DD7E06
                  0431
                                LU
                                         \Theta_{\ell}(IX+6)
                                                          GET HIGH NIBBLE
< 0401
       CD8E041
                  0432
                                CALL
                                         ALTER7
< 0404
                  0433
                                OR
                                         (IX+7) ; OR WITH HIGH MIBBLE
       DDB607
< 0407
       77
                  0434
                                LD
                                         (HL), A ; MODIFY REGS ON STACK
10408
                  0435
                                JP
                                         ALTER1
       C3E0031
                  0436 ALTR3A: CP
                                         3
                                                 3 18 1T KEY 3?
<040B
       FE03
<040D
                  0437
                                JEC
                                         Z, ALTROBES
                                                          ; YES, IFF
       2824
                                                 318 IT KEY 2?
1040F
       FE02
                  0438
                                CP.
< 0411
       282A
                  0439
                                JE
                                         Z, ALTR3C-$
                                                          J YES, SP
                                                          ; GET HIGH NIBBLE
10413 DD7E04
                  0440
                                LD
                                         台。(IX+4)
10416
       CD8E041
                  0441
                                CALL
                                         ALTER7
                                         (IX+5) ; OR WITH LOW NIBBLE
10419
                  0442
       DDB605
                                0R
4041C
       23
                  0443
                                INC
                                         (HL), A ; MODIFY HGIH BYTE
1041D
       77
                  0444
                                LD
041E
       1002178034 0445
                                LU
                                         1X, DSMEM2
                                         UFOR1 ; WRITE DATA TO DISPLAY
10422
       CDE5034
                  0446
                                CALL
10425
       DD7E04
                  0447
                                LD
                                         A, (IX+4)
                                                          ; GET HIGH NIBBLE
       CDSE041
                                         ALTER7
10428
                  0448
                                CALL
                                         (IX+5) ; OR WITH LOW NIBBLE
<042B
       DDB605
                  0449
                                OR
                                DEC
1042E
                  0450
                                         HL.
       \mathbb{Z}\mathbb{B}
1042F
       77
                  0451
                                LL
                                         (HL), A ; MODIFY HIGH BYTE
                                JF
10430
       C3E0031
                  0452
                                         ALTER1
10433
       3860031
                  0453 ALTROB: LD
                                         A, (DSMEM7)
                                                           GET NEW VALUE
                                         (UIF), A ; MODIFY UIF
10436
       325A031
                  0454
                                111
                                                          ; WRITE TO DISPLAY
                  0455
                                         (DSMEM5), A
10439
       32FFFF
                                0456
                                RET
10430
       69
                  0457 ; SP CHANGE IS ILLEGAL
1043D
                  0458 ALTRSC: POP
                                         HL.
                                                  ; DUMMY TO SIM RET
       E.1
1043E
       0300034
                  0459
                                JP
                                         RESTR1
                  0460 FALTERNATE REGISTER CHANGE
                                                          FOINT TO REG
10441
       DD21B6031 0461 ALTR4: LD
                                         IX, DISMEM
10445
       CD55041
                  0462
                                CALL
                                         ALTER5
                                                           GET HIGH NIBBLE
< 0448
       DD7E06
                  0463
                                LD
                                         A_{2}(IX+6)
1044B
                  0464
                                CALL
                                         ALTERZ
       CD8E041
1044E
       DDB607
                  0465
                                OB:
                                         (IX+7) ; OR WITH LOW NIBBLE
```

II-14

```
DECKY
            (C) 1978 MICRO DESIGN CONCEPTS | MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0009
 ADDR
           OBJECT ST # SOURCE STATEMENT
                                                                               DATASET = DKO: DECKY . SRC
40451
           77
                            0466
                                                    LD
                                                                 (HL), A ; MODIFY REG ON STK
          0350034
10452
                                                                  ALTER1 ; 60 DISPLAY
                            0467
                                                    JP
          DD5E00 0468 ALTERS: LD
     55
                                                                  E,(IX+O) ; GET REGISTER
10458
         0600
                          0469
                                                   LU
                                                                 B, OOH
1045A
                          0470
          1600
                                                    LD
                                                                 D) OOH
                        0470
10450
                                                                  HL/REGTBP ; POINT TO ALT TABLE
           21FFFF
                                                   LD
           19
1045F
                            0472
                                                   ADD
                                                                  HL, DE ; ADD KEYVALUE OFFSET
10460
           4E
                          0473
                                                   1.1
                                                                  C; (HL) ; GET VALUE
10461
           79
                          0474
                                                   L.13
                                                                  A. C
10462
          FE19
                           0475
                                                   OP:
                                                                  25D ; ILLEGAL VALUE?
           CASH041
10464
                            0476
                                                   JP
                                                                  Z, RESTR1 ; YES, RESTART MONITOR
           2A46031 0477
                                                                 HL, (STKPT)
10467
                                                   LD
                                                                                             - POINT TO USER'S STACK
1046A B7
                          0478
                                                    OR -
                                                                A CLEAR CARRY
1046B ED42
                            0479
                                                                 HL, BC ; SUB OFFSET FROM SP
                                                    SBC
1046D
          09
                             0480
                                                    RET
                                                                 IX, DISMEM ; POINT TO REGISTER
1046E DD2143041 0481 ALTER6: LD
40472
          DD5E00 0482
                                                   LD
                                                                  E,(IX) ; GET REGISTER
           0600 0484
1600 0485
21FFFF 0485
0486
0487
0475
          0600
                                                   L.1.)
                                                                  B, OOH
10477
                                                   LI
                                                                  DF OOH
                                                                  HL, REGTB ; POINT TO MAIN TABLE
40479
                                                   LL
1047C
         19
                                                   ADD
                                                                  HL, DE ; ADD KEYVALUE OFFSET
1047D 4E
                                                                  C, (HL) ; GET VALUE
                                                   1.10
           79
C047E
                           0488
                                                   L.D
                                                                  A.C
           FE19
                                                                  250 ; ILLEGAL VALUE?
                                                 CF'
1047F
                           0489
10481 CA65041 0490
                                                                 7, KESTR1 ; IF SO RESTART HL, (STKPT) ; POINT TO USER:
                                                   GH)
           2868041
                                                                                           ; POINT TO USER'S STACK
10484
                            0491
                                                   LD
                                                   LD
                                                                 A, E GET KEYVALUE AGAIN
10487
           7 E
                            0492
                          0493
188 B7
                                                 OR
                                                                 A
                                                                              CLEAR CARRY
                                                    SBC HL, BC ; SUB OFFSET FROM SP
  _489 ED42
                          0494
                         0495
                                                   CP
                                                                               ; SPEC REG?
1048B FE06
                                                                  6
                         0496 RE1
0497 ALTER7: SLA
0498 SLA
4048D
           09
                                                                \triangle
1048E CB27
                                                                  A
10490 CB27
10492 CB27
                          0499
                                                    SLA
                                                                  A
10494 CB27
                             0500
                                                    SLA
                                                                  A
10496 - 09
                             0501
                                                    RET
                             0502 (BREAKPOINT INSTALLATION
                             0503 ; MAKES AN ENTRY INTO BREAKPOINT TABLE IF ENOUGH SPACE
                             0504 (EXISTS. THE ACTUAL BREAKPOINTS ARE PUT INTO RAM
                             0505 FOR THE EXECUTE COMMAND.
                             0506 CCS9: LD A, (DIG4)
           3A96031
40497
                                                                                              GET FLAG
           B7 0507 060

2005 0508 JR NZ,CCS90-$ ;FOUR DIOL...

3275021 0509 LD (BFLG),A ;;NO CLEAR AND CLEA
                                                                A ; SET STATUS
4049A B7
                                                                NZ,CCS90-$ ; FOUR DIGITS IN?
1049B
           2005
1049D 3275021 0509
                                                                                             ;; NO CLEAR ALL BP'S
104A0 1810
104A2
404A5
                     0513
                                                                                               INO BP, INSTALL ONE
10448
                                                  JR
                            0514
                                                  LD
                                                                \triangle \cdot \mathbb{B}
< 04AA
           7⊜
                                                                OS TABLE FULL?
104AB
         FE05
                           0515
                                                   CF'
                                                                NZ, CCS9A-$ ; NO GO ON
                                                    JR
104AD
                             0516
           2006
                           OSIO OR MZ,CCSYA-$ ; NO GO ON
OS17 JP RESTR1 ; YES, CLEAR DISPLAY
OS18 CCS91: JP DISUP
           0382044
*04AF
104B2 | C3B2031
                            0519 FIND FIRST FREE SPACE IN TABLE
:04B5 CD60021 0520 CCS9A: CALL
                                                               UIX3 ; IX+3 AND B-1
                                                                   NZ, CCS9A-$ ; LOOP TIL FREE SPC
104B8 20FB
                             0521
                                                    JE
                            0522 FINSERT NEW BREAKPOINTS IN TABLE
104BA 3A9E041 0523 CCS9B: LD
                                                                A, (BELG)
```

DECKY ADDR							ASSEMBLER V2. 0 PAGE 0010 = DKO: DECKY . SRC
<04BD	30	0524		INC			
104BE	32BB041						; INCREMENT FLAG
10401	E07400				(IX) H :	WRITE .	TO TABLE
10404	DD7501	0527			(1X+1),L		
10407	C3B3047				DISUP	h longer over 10 c	DET THE LOSS ESTIMATES
							CE IN KO FORMAT 3 ADDRRESS IN HLY.
					LIVE DURI		
104CA	CDEFFE				UFOR4 ;		
	3E01	0533		LD	A, 1	W. F. C	The Verific American
	32FFFF					4	SET FLG24 FOR MARKS
10402	FTIDE	0.2022		TM	2		
10404	O1FFFF	0536		L.I.	BC, CTC1P		
<04D7	78	0537			A, B		
10408	ED47	0538			I, A		
04DA	79	0539		<u>L_1.</u> ;	A. C		
104DB	D384						; INTERRUPT VECTOR
104DD 104DF	3E85	0541 0542		LD OUT	A,85H		, including the all the same time.
104E1	D385 3E1A			LU	A, 260		CTC1 TO INTR
104E3	D385	0544					WITH THIS TIME CONST
104E5	SAFFFF			LL	A, (PUNHSH		Will luis like CoMS!
104E8	57			L.D	D. A		
04E9	SAFFFF			L_L.			GET STARTING ADDR
104EC	5F			LD	E, A	. ,	Programmed Control of the Control of
104ED	SAFFFF			LL	A. (PUNHER	1)	
404F0	67	0550		LD	H, A		
104F1	SAFFFF	0551		410	A. (PUNHEL	.)	GET ENDING ADDE
104F4	6F	0552		<u> </u>	L. A		
104F5	AF			XOR	Ä ;		
104F6	EU52			SBC		CALCULA	ATE BLOCK SIZE
04F8	23			INC	HI		
104F9	E5			PUSH	HL ;		r
104FA 104FD		0557		LD	HL,0000H		managene al an ancientario ancientario del constitui del constitui del constitui del constitui del constitui d
104FB	FB	0558 0559		LL. EI	B,3D ;	DETUF 1	FOR 40 SEC DELAY
10500	76		CCS10A			MATT EX	OR CTC1 INTR
0/0/0/0/0/	7.0					WHII L	OW CICI THIK
10501	20	0562	, 6 - 6 - 6 -	DEC	1_		
10502	20FC	0563		JR	NZ, CCS10A	95	
10504	25	0564		DEC	H		
10505	20F9	0565		JR		·\$	DELAY LOOP
10507	10F7	0566		DUNZ			;40 SEC FOR LEADER
10509	3E3A		CCS10B:				JITH A COLON
4050B	COFFEE	0568		CALL.	OTCHRI ;		
1050E	AF	0569		XOR		CLEAR (CARRY, INTRPTS DISABLED
1050F	011000	0570		LI	BC, 10H		
10512	E.I	0571		PUP	HL	and a series of the series	··· 14 117'E11 4.0
70513 70515	ED42 3009	0572 0573		SBC JR			E HL WITH 10 ;NC=>HL>10H
10517	09	0573		ADD			E BLOCK SIZEKIOH
10518	85	0575		ADD			ATUS IF L=0
10519	47	0576		LD	B, A	traffees I fee! I T	The Contract of the San Table
1051A	2E00	0577		LL	L, O		
7051C	2830	0578		JR	Z, CCS1OF-	- 45.	
1051E	1801	0579		JR	CCS10D-\$		
10520	41		CCS10C:		B) C ;	B=BLOCH	< SIZE
10521	E5	0581	CCS1ODE	PUSH	HIL. ;	SAVE	

DECKY ADDR	(C) 1978 OBJEC1	MICRO DESIGN ST # SOUNCE	CONCEPTS STATEMEN	MOSTEK FLP-80 ASSEMBLER V2.0 PAGE 0011 TDATASET = DKO:DECKY .SRC
10522	OEOO	0582	L.D	C,O ;CLEAR CHECKSUM
124	78	0583	LD	A/B / FUNCH RECORD LENGTH
10528	CDFFFF 3AL6047	0584	CALL	UPACCS
1052B	67	0585 0586	<u>L.D</u>	A, (PUNHSH)
10520	CD26051	0587	LL) CALL	H, A UPACCS
1052F	SAEA041	0588	LD	A,(PUNHSL) ; PUNCH HIGH BYTE FIRST
10532	6F	0589	LE	LA
10533	CD2D051	0590	CALL	UPACCS
10536	AF	0591	XOR	A ;ACC=0,PUNCH RECORD TYPE
10537	CD34057	0592	CALL	UPACCS
1053A 1053B	7E CD38051	0593 CCS10E		A, (HL) ; MUNCH DATA
1053E	23	0594 0595	CALL	UPACCS
1053F	10F9	0596	INC BUNZ	HL CCS10E-\$
10541	97	0597	SUB	A
10542	91	0598	SUB	Ċ
10543	CD3CO5/	0599	CALL	UPACCS ; PUNCH CKECKSUM
10546	SHOD	0600	LD	A, ODH ; CR
70548	CD44051	0601	CALL	UPACCS
1054B 1054B	SEOA CD49051	0602	LD	A, OAH ; LF
10550	70	0603 0604	CALL LD	UPACCS
10551	3229051	0605	LD	A,H (PUNHSH),A ;SAVE HIGH BYTE
10554	70	0606	LD	A, L
10555	3230051	0607	LD	(PUNHSL), A ; SAVE LOW BYTE
10558	18AF	0608	JR	CCS108-* ; PUNCH SOME MORE
1 3A	0603	0609 CCS10F		В, З
10550	AF	0610 CCS10G		A
1055D 1055E	4F CD4E051	0611	LD	C, A
10561	10F9	0612 0613	CALL. DUNZ	UPACCS ; PUNCH EOF CCS106-\$
10563	3E01	0614	L.D	A, 1
10565	CD5F051	0615	CALL	UPACCS
10568	97	0616	SUB	A
10569	91	0617	SUB	C
1056A	CD66051	0618	CALL	UPACCS ; CKSUM FOR EOF
1056D	21FFFF	0619 CCS10H		HL, OFFFFH ; SETUP 5 SEC TRAILER
10570 10 571	FB 76	0620 0621	EI	; ENABLE INTERRUPTS
West N. T.	70	0622 ; ****	HALT	
10572	20	0623 CCS10J		L.
10573	20FD	0624	UR	NZ,CCS10J-\$
10575	25	0625	DEC	Н
10576	ZOFA	0626	JR	MZ, CCS10J-\$
10578 10579	F3	0627	Di	
1057B	3E03 D385	0628 0629	LD OUT	A, 03H
	F3	0630	DI	(CTC1),A ; DISABLE CTC KILL TONE ; DISABLE INTERRUPTS
1057E	C3B0041	0631	JP	RESTRI ; RESTART MONITOR
				CASSETTE TAPE TO MEMORY (KC FORMAT)
10581	ED5E	0633 CCS11:	IM	2 ; SELECT MODE TWO INTERRUPTS
77 33	21FF0F	0634	LIJ	HL,OFFFH ;START 15 SEC DELAY
10 36 40 5 00	0620	0635	LD	В, 20Н
10588 10589	20 2050	0636 CCS11A		L
1058B	20FD 25	0637 0638	JR DEC	NZ, CCS11A-\$
10580	20FA	0636 0639	JR.	H NZ,CCS11A-\$
		सामग्रासाम	*****	
				II-17

```
DECKY
       (C) 1978 MICRO DESIGN CONCEPTS | MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0012
ADDR
       OBJECT
                  ST # SOURCE STATEMENT
                                                  DATASET = DKO: DECKY . SRC
1058E
       10F8
                  0640
                                DUMZ
                                         CCS11A-$
                  0641 ; NOW INTO LEADER - START MAIN LOOP
40590
       CDFFFF
                  0642 CCS11G: CALL
                                         INCHR
                                                  ; GET FIRST CHARS
10593
       D63A
                  0643
                                SUB
                                         OBAH.
                                                  ; CHECK FOR COLON
10595
       20F9
                  0644
                                JR
                                         MZ, CCS11G-$
                                                           ; LOOP BACK
10597
       4F
                  0645
                                                  ; ZERO CHECKSUM
                                LD
                                         C_{\mathcal{F}}A
10598
       CDFFFF
                  0646
                                CALL
                                         ULACC
                                                  GET RECURD LENGTH AND CKSUM
4059B
       47
                  0647
                                LD
                                         B, A
10590
       CD99051
                  0648
                                CALL
                                         ULACC
                                                  GGET HIGH BYTE OF ADDR
       5.7
4059F
                  0649
                                LD
                                         D. A
105A0
       CD9U051
                  0650
                                CALL
                                         LILACO
                                                 GET LOW BYTE OF ADDR
105A3
       5F
                  0651
                                LD
                                         E. A
105A4
       CDA1054
                  0652
                                CALL
                                         ULACC
                                                  GET RECORD TYPE
       30
105A7
                  0653
                                DEC
                                                  ; RECORD TYPE=EOF?
                                         Α
                  0654
405A8
       F5
                                PUSH
                                         AF
105A9
       2807
                  0655
                                                           JUP IF YES
                                JR
                                         Z,00811J-$
105AB
       CDA5051
                  0656 CCS11H: CALL
                                         ULACC
                                                 GET DATA
105AE
       12
                  0657
                                                 ; STORE IT
                                LD
                                         (DE)/A
105AF
                  0658
       13
                                INC
                                         DE
105B0
       1089
                  0659
                                DUMZ
                                         CCS11H-$
                                                           ;LOOP FOR MORE
105B2
       CDAC051
                  0660 CCS11J: CALL
                                         ULACC ; GET CHECKSUM
405B5
       AF
                  0661
                                XOR
                                         Α
                                                 CLEAR ACC
405B6
       81
                  0662
                                ADD
                                         A, C
405B7
       2814
                  0663
                                JR
                                         Z,CCS11K-$
                                                          ; CKSUM OK
                  0664 ; ERROR REPORTING
10589
       DD2170044 0665
                                LD
                                         IX, DISMEM
                                                          POINT TO BUFFER
105BD
       7A
                  0666
                                LD
                                         A_{2} D
105BE
       CB23041
                  0667
                                CALL
                                         UE OR 1
                                                 ; DISPLAY HIGH BYTE
       DD2120044
10501
                  0668
                                LI
                                         IX, DSMEM2
10505
       7B
                  0669
                                LD
                                         A, E
10506
       CDBF051
                  0670
                                CALL
                                         UFOR1
                                                  ; DISPLAY LOW BYTE
10509
       F1
                  0671
                                POP
                                         ΑF
                                                  ; RESTORE SP
1050A
       0308044
                                JP
                  0672
                                         DISUP
                                                  ;GO DISPLAY
1050B
       F1
                  0673 CCS11K: POP
                                         AF.
                                                  ; EST FOR EOF
1050E
       2000
                  0674
                                JR
                                         MZ, CCS11G-$
                                                           GO LOOK OF NEXT RECORD
105DO
       C37F051
                  0675
                                JP
                                         RESTR1 ; RESTART MONITOR
                  0676 ; PROM PROGRAMMER FOR 2758 AND 2716 PROMS
                  0677 ; MOVES DATA FOR RAM STARTING AT 2000H TO PROM
                  0678 ; STARTING AND 1000H.
                                               NUMBER OF BYTES TO BE
                  0679 ; TRANSFERED (EXPRESSED IN FOUR HEX DIGITS) IS
                  0680 ; IN DISPLAY BUFFER (DISMEM).
40503
       3E01
                  0681 CCS12:
                                L.D
                                         A 01H
105D5
       32B3021
                  0682
                                         (PRFLG), A
                                                           ; SET PROM PROG FLG
                                LD
                                                          GET BYTE COUNT
10508
       CDA3044
                  0683
                                CALL
                                         UFOR2
                                                  ; SAVE IT
105BB
       E 5
                  0684
                                PUSH
                                         HL
10500
       C1
                  0685
                                POP.
                                         BC
40500
       E 5
                  0686
                                PUSH
                                         HL
1050E
       210020
                  0687
                                LD
                                         HL, 2000H
                                                           FRAM SOURCE DATA
105E1
       110010
                  0688
                                LD
                                         DE: 1000H
                                                           ; PROM DEST ADDR
105E4
       3E25
                                                ;CTC FOR 26MS ZC/TO2
                  0689 CCS12A: LD
                                         A) 25H
105E6
       D386
                  0690
                                OUT
                                         (CTC2), A
                                                           ; NO INTR
105E8
       3ECB
                  0691
                                         A, 2030
                                LL
105EA
                                OUT
                                         (CTC2), A
       D386
                  0692
                                                           FILME CONST
405EC
       3E80
                  0693
                                                CLEAR DISPLAY SET
                                LD
                                         A, 80H
105EE
       0380
                  0694
                                OUT
                                         (DIGLH), A
                                                           ; PROM PROG EN=1
105FO
       EDAO
                  0695
                                LDI
                                                  ; WAIT STATE INSERTED UNTIL
105F2
       3E00
                  0696
                                LD
                                                  CTC2 TIMES OUT TWICE
                                         A, OOH
                                                           ; CLEAR PROM PROG EN
105F4
       D380
                  0697
                                OUT
                                         (DIGLH), A
```

	DECKY ADDR	(C) 1978 OBJECT	MICRO ST #	DESIGN SOURCE	CONCEPTS STATEMENT	MOSTE T	K FLP-80 DATASET	ASSEMBLER V2.0 PAGE 0013 = DKO: DECKY . SRC
CTC22, A	105F6							
Section Sect	77TE8					(CTC2),	A	· I Suntaka
O5FI	7 A							;LOOPBACK IF BC-1 NF O
OSFE			0701	VERIFY	PROM IS			
10010	105FD	C1			POP	BC	RESTORE	BYTE COUNT
10010	105FE	210020	0703		LD	HL, 2000	Н	HL PTS TO RAM
Color	10601		0704		LD	DE: 1000	H	; DE PTS TO PROM
O607 Z006						A, (DE)	GGET PRO	OM DATA
Code					CP)		COMPARE	WITH RAM
060C 13 0709 INC DE JUPDATE DE 060D 18F5 0710 JR CCS12B+\$; CHECK MEXT BYTE 060F F5 0712 CCS12C: PUSH AF ; PRESERVE BYTE COUNT 0610 C5 0714 PUSH DC ; PRESERVE BYTE COUNT 0611 D5 0714 PUSH DE ; PRESERVE BYTE COUNT 0612 D9 0715 EXX ; PRESERVE BYTE COUNT 0613 D1 0716 POP DE ; DE=ERROR ADDR IN PROM 0613 D1 0717 POP DE ; DE=ERROR ADDR IN PROM 0615 DB21BBOS* 0718 CCS12E LD IX, DISMEM 0616 CD2705* 0720 CALL UFORI ; HIGH BYTE TO DISMEM 0610 DB21C305* 0721 LD IX, DSMEM2 0621 TB 0722 CALL UFORI ; LOW BYTE TO DISMEM 0622 DB21E203* 0724 LD IX, DSMEM4								
March Marc						PO REST	R1	;NO ERRORS - RETURN
10610	10600	18F5	0710		JR	CCS12B-	\$	CHECK NEXT BYTE
10610			0711	; ERROR	HANDLER			
0611 D5		F5	0712	CCS12C:	PUSH			
70612								
10613 D1		115	0714		PUSH			
70614			0715					
Tools		101	0716		PUP			
70619 7A 0719 LD A, D 7061A CDC705' 0720 CALL UFOR1 ; HIGH BYTE TO DISMEM 7061D DD21C305' 0721 LD IX, DSMEM2 70621 7B 0722 LD A, E 70622 CD1B06' 0723 CALL UFOR1 ; LOW BYTE TO DISMEM 70625 DD21E203' 0724 LD IX, DSMEM4 7 19 F1 0725 POP AF ; RETRIEVE ERROR DATA 70620 C3C805' 0727 JP DISUP ; DISPLAY IT 70630 C3C805' 0727 JP DISUP ; DISPLAY IT 70630 D9 0728 CCS12B EXX ; GET BACK POINTERS 70631 13 0730 INC DE ; SETUP FOR NEXT ERROR 70632 18D0 0731 JR CCS12B-\$* ; LOOP FOR MORE ERRS >0080 0733 DIGH EQU 8CH ; WRITE ONLY DIGIT SEL				0.5910.5	FUF			CUUNI
7061A CDC705/ 0720 CALL UFOR1 ; HIGH BYTE TO DISMEM 7061B DD21C305/ 0721 LD IX, DSMEM2 70621 7B 0722 LD A, E 70622 CD1B06/ 0723 CALL UFOR1 ; LOW BYTE TO DISMEM 70625 DD21E203/ 0724 LD IX, DSMEM4 7 29 F1 0725 POP AF ; KETRIEVE ERROR DATA 7062A CD2306/ 0726 CALL UFOR1 ; ERROR DATA TO DISMEM 7062B C3C805/ 0727 JP DISUP ; DISPLAY IT 7063C C3C805/ 0727 JP DISUP ; DISPLAY 7063C D9 0729 CCS12D: EXX ; GET BACK POINTERS 7063C 13 0730 INC DE ; SETUP FOR NEXT ERROR 7063C 1800 0731 JR CCS12B-\$; LOOP FOR MORE ERRS >0090 0734 KBSEL EQU 90H ; READ ONLY KB SEL >0090 0734 KBSEL EQU 84H ; INTERT VECTOR <							E.M	
7061B DD21C305* 0721 LD IX, DSMEM2 70621 7B 0722 LD A, E 70622 CD1B06* 0723 CALL UFDR1 ; LOW BYTE TO DISMEM 70625 DD21E203* 0724 LD IX, DSMEM4 7 P DD21E203* 0724 LD IX, DSMEM4 7 PD DP AF ; RETRIEVE ERROR DATA 0 C2306* 0726 CALL UFOR1 ; ERROR DATA TO DISMEM 0 C3CB05* 0727 JP DISUP ; DISPLAY IT 0 C3CB05* 0728 ; NEXT KEY INPUT DURING ERROR DISPLAY 10630 D9 0729 CCS12D: EXX ; GET BACK POINTERS 10631 13 0730 INC DE ; SETUP FOR NEXT ERROR 10632 1800 0731 JR CCS12B-\$* ; LOOP FOR MORE ERRS							. LITERLY FOR	Zarren inner in er er er kalenda
70621 78								TE TO DISMEM
70622 CD1806 / O723 CALL UFOR1 ; LOW BYTE TO DISMEM 70625 DD21E203 / O724 LD IX, DSMEM4 7 9 F1 O725 POP AF ; RETRIEVE ERROR DATA 7062A CD2306 / O726 CALL UFOR1 ; ERROR DATA TO DISMEM 7062D C3CB05 / O727 JP DISUP ; DISPLAY IT 7063C D9 O729 CCS12D: EXX ; GET BACK POINTERS 70631 13 O730 INC DE ; SETUP FOR NEXT ERROR 70632 18DO O731 JR CCS12B-≰ ; LOOP FOR MORE ERRS 70632 18DO O731 JR CCS12B-≰ ; LOOP FOR MORE ERRS 70632 733 DIGLH EQU SCH ; WRITE ONLY DIGIT SEL >0090 0734 KBSEL EQU 90H ; READ ONLY KB SEL >0090 0735 CTC0: EQU 84H ; INTERFACE-PUNCH >0084 0735 CTC0: EQU 85H ; CASSETTE INTERFACE-PUNCH >0085 0736 CTC1: EQU 85H ; CASSETTE INTERFACE-LOAD >0087 0738 CTC3: EQU 87H ; CASSETTE INTERFACE-LOAD >0088 0739 SEGLH: EQU 88H ; WRITE ONLY SEGMENT LATCH							P4.2.	
70625 DD21E203* 0724 LD IX, DSMEM4 7 19 F1 0725 POP AF ; KETRIEVE ERROR DATA 7062A CD2306* 0726 CALL UFOR1 ; ERROR DATA TO DISMEM 7062D C3CB05* 0727 JP DISUP ; DISPLAY IT 062D C3CB05* 0727 JP DURING ERROR DISPLAY 7063D D9 0729 CCS12D: EXX ; GET BACK POINTERS 70631 13 0730 INC DE ; SETUP FOR NEXT ERROR 70631 13 0730 JR CCS12B-* ; LOOP FOR MORE ERRS 70632 18D0 0731 JR CCS12B-* ; LOOP FOR MORE ERRS 80080 0733 DIGLH EQU 8CH ; WRITE ONLY DIGIT SEL 80090 0734 KBSEL EQU 84H ; INTRPT VECTOR 80081 0735 CTC1: EQU 85H ; CASSETTE INTERFACE-LOAD 80082 0739 SEGLH: <					E.A. I		. Limber movem	יין אין אין אין אין אין אין אין אין אין
7 19 F1 0725 POP AF ; RETRIEVE ERROR DATA 7062A CD2306* 0726 CALL UFOR1 ; ERROR DATA TO DISMEM 7062D C3CB05* 0727 JP DISUP ; DISPLAY IT 70630 D9 0729 CCS12D: EXX ; GET BACK POINTERS 70631 13 0730 INC DE ; SETUP FOR NEXT ERROR 70632 1800 0731 JR CCS12B-* ; LOOP FOR MORE ERRS 70632 1800 0731 JR CCS12B-* ; LOOP FOR MORE ERRS 70632 1800 0731 JR CCS12B-* ; LOOP FOR MORE ERRS 7082 1800 0731 JR CCS12B-* ; LOOP FOR MORE ERRS 7085 0733 DIGLH EQU 8CH ; WRITE ONLY DIGIT SEL 7084 0735 CTC0: EQU 84H ; INTRPT VECTOR 7085 0736 CTC1: EQU 86H ; SS/PROM PROGRAMMER <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>E IO DIDUEU</td>								E IO DIDUEU
Color								JE EDDOD DATA
10630		CD23064	0726		CALL	HEORY	- FEDDO T	ATA TO RICHEM
10630		CBCBO54	0727		JP	DISHE	: DISPLAY	TT
10630 D9 0729 CCS12D: EXX ; GET BACK POINTERS 10631 13 0730 INC DE ; SETUP FOR NEXT ERROR 10632 1800 0731 JR CCS12B-\$* ; Loop For More ERRS 0732 ; *****EQUATES ******EQUATES >008C 0733 DIGLH EQU 8CH ; WRITE ONLY DIGIT SEL >0090 0734 KBSEL EQU 90H ; READ ONLY KB SEL >0084 0735 CTC0: EQU 84H ; INTRPT VECTOR >0085 0736 CTC1: EQU 85H ; CASSETTE INTERFACE-PUNCH >0086 0737 CTC2: EQU 86H ; SX/PROM PROGRAMMER >0087 0738 CTC3: EQU 87H ; CASSETTE INTERFACE-LOAD >0088 0739 SEGLH: EQU 88H ; WRITE ONLY SEGMENT LATCH	the bin board State	Man, and that goes the case	0728	: NEXT R	FY INPUT	DURING	FRACE DIS	PLAV
70631 13 0730 INC DE ;SETUP FOR NEXT ERROR 10632 1800 0731 JR CCS12B-* ;LOOP FOR MORE ERRS 0732 ;*****EQUATES >008C 0733 DIGLH EQU 8CH ;WRITE ONLY DIGIT SEL >0090 0734 KBSEL EQU 90H ;READ ONLY KB SEL >0084 0735 CTCO: EQU 84H ;INTRPT VECTOR >0085 0736 CTC1: EQU 85H ;CASSETTE INTERFACE-PUNCH >0086 0737 CTC2: EQU 86H ;SS/PROM PROGRAMMER >0087 0738 CTC3: EQU 87H ;CASSETTE INTERFACE-LOAD >0088 0739 SEGLH: EQU 88H ;WRITE ONLY SEGMENT LATCH	10630	D/9						
70632 1800 0731 JR CCS12B-\$; Loop for More ERRS 0732 ; *****EQUATES >008C 0733 DIGLH EQU 8CH ; WRITE ONLY DIGIT SEL >0090 0734 KBSEL EQU 90H ; READ ONLY KB SEL >0084 0735 CTC0: EQU 84H ; INTRPT VECTOR >0085 0736 CTC1: EQU 85H ; CASSETTE INTERFACE-PUNCH >0086 0737 CTC2: EQU 86H ; SS/PROM PROGRAMMER >0087 0738 CTC3: EQU 87H ; CASSETTE INTERFACE-LOAD >0088 0739 SEGLH: EQU 88H ; WRITE ONLY SEGMENT LATCH		13	0730	ter food to at all address these a	TMC	Litz	SETUP P	OR NEYT ERROR
0732 ; *****EQUATES >008C					JR	CCS12B-	9k	: LOOP FOR MORE FRRS
>008C 0733 DIGLH EQU 8CH ; WRITE ONLY DIGIT SEL >0090 0734 KBSEL EQU 90H ; READ ONLY KB SEL >0084 0735 CTCO: EQU 84H ; INTRPT VECTOR >0085 0736 CTC1: EQU 85H ; CASSETTE INTERFACE—PUNCH >0086 0737 CTC2: EQU 86H ; SS/PROM PROGRAMMER >0087 0738 CTC3: EQU 87H ; CASSETTE INTERFACE—LOAD >0088 0739 SEGLH: EQU 88H ; WRITE ONLY SEGMENT LATCH					QUATES	and the same and	•	Committee Control of Control of the Control of States Control of States
>0090 0734 KBSEL EQU 90H ; READ ONLY KB SEL >0084 0735 CTCO: EQU 84H ; INTRPT VECTOR >0085 0736 CTC1: EQU 85H ; CASSETTE INTERFACE-PUNCH >0086 0737 CTC2: EQU 86H ; SS/PROM PROGRAMMER >0087 0738 CTC3: EQU 87H ; CASSETTE INTERFACE-LOAD >0088 0739 SEGLH: EQU 88H ; WRITE ONLY SEGMENT LATCH	>0080						; WRITE O	NLY DIGIT SEL
>0084 0735 CTCO: EQU 84H ; INTRPT VECTOR >0085 0736 CTC1: EQU 85H ; CASSETTE INTERFACE-PUNCH >0086 0737 CTC2: EQU 86H ; SS/PROM PROGRAMMER >0087 0738 CTC3: EQU 87H ; CASSETTE INTERFACE-LOAD >0088 0739 SEGLH: EQU 88H ; WRITE ONLY SEGMENT LATCH	>0090							
>00850736 CTC1:EQU85H; CASSETTE INTERFACE-PUNCH>00860737 CTC2:EQU86H; SS/PROM PROGRAMMER>00870738 CTC3:EQU87H; CASSETTE INTERFACE-LOAD>00880739 SEGLH:EQU88H; WRITE ONLY SEGMENT LATCH								
>0086 0737 CTC2: EQU 86H ;SS/PROM PROGRAMMER >0087 0738 CTC3: EQU 87H ;CASSETTE INTERFACE—LOAD >0088 0739 SEGLH: EQU 88H ;WRITE ONLY SEGMENT LATCH	>0085							
>0087 0738 CTC3: EQU 87H ;CASSETTE INTERFACE—LOAD >0088 0739 SEGLH: EQU 88H ;WRITE ONLY SEGMENT LATCH			0737	CTC2:				
	>0087		0738	CTC3:				
OTAG ENG	>0088		0739	SEGLH:	EQU	88H	WRITE C	ONLY SEGMENT LATCH
O740 END			0740		END			

MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0001

UTIL

(C) 1978 MICRO DESIGN CONCEPTS

```
(C) 1978 MICRO DESIGN CONCEPTS | MOSTEK FLP-80 ASSEMBLER V2.0 PAGE 0002
UTIL
 ADDR
       OBUECO
                 ST # SOURCE STATEMENT
                                                DATASET = DKO: UTIL . SRC
                                        (IX+1), A
                                                        FPUT IN LOW NIBBLE
1063F
       DD7701
                 0060
                               LI
10:42
                                        A, B GET FULL BYTE
       78
                 0061
                               LI
   ₹3
                                        Α
       CB3F
                 0062
                               SRL
                               SRL
10645
       CB3F
                 0063
                                        Α
10647
       CB3F
                 0064
                                        \triangle
                               SRL
                                               ; HIGH NIBBLE TO LOW
10649
       CBSF
                 0065
                               SEL
1064B
      DD7700
                 0066
                               LD
                                        (IX+O), A ; PUT HIGH NIBBLE IN DISMEM
1064E
       09
                 0067
                               RET
                 0068 ; DELAY 20 MILLISECONDS AND RETURN
1064F
       21FF08
                  0069 D20MS:
                               LTI
                                        HL, OSFFH
10652
       ZD
                  0070 D20MS1: DEC
                                        l...
10653
      20FD
                  0071
                               JHR:
                                        NZ, D20MS1-$
10655
      25
                  0072
                               DEC
                                        1-4
10656
       20FA
                  0073
                               JEC
                                        NZ, D2OMS1-$
10658
       09
                  0074
                               RET
                  0075 ; FORMATS FIRST FOUR DIGITS IN DISMEM 1NTO AN ADDRESS IN
                  0076 ; HL, USED BY MEMORY AND PORT UPDATE COMMANDS.
                 0077 UFOR2: LD
                                                         ; POINTER TO FIRST DIGIT
10659
       DU21FFFF
                                        IX, DISMEM
                                        A, (IX) GET FIRST DIGIT
1065D
                  0078
                               LD
       DD7E00
                  0079
10660
      CB27
                               SLA
                                        Α
10662
                  0080
                               SLA
                                        Α
       CB27
10664
      CB27
                  0081
                               SLA
                                        A
10666
                  0082
                               SLA
                                                ; MOVE TO HIGH NIBBLE IN A
       CB27
                                        (IX+1) ; BRING IN LOW NIBBLE
10668
      DDB601
                  0083
                               OR
1066B
                  0084
                                        H, A ; SAVE
      67
                               LD
                                                        SECOND BYTE HIGH NIBBLE
10660
       DD7E02
                  0085
                               LD
                                        A, (IX+2)
                                        Α
1066F
       CB27
                  0086
                                SLA
                                        Α
× 71
                  0087
                                SLA
       CB27
                                SLA
                                        \triangle
10673
       CB27
                  0088
10675
                  0089
                                SLA
                                        Δ
       CB27
                  0090
                                OR
                                        (IX+3) ; BRING IN LOW NIBBLE
< 0677
       DDB603
                                                ; COMPLETE POINTER
       6.F
                  0091
                                LD
                                        L, A
4067A
                                RET
4067B
      09
                  0092
                  0093 ;GETS TABLE ADDRESS INTO IX AND BFLG INTO B
                                                         POINT IX TO START OF TABLE
4067C
                                        IX, BPTAB
       DD21FFFF
                  0094 UFOR3: LD
       SAFFFF
                                                          ; NO. OF BP ACTIVE
40680
                  0095
                                I D
                                        A. (BELG)
10683
       B7
                  0096
                                OR
                                        A ; SET STATUS
                  0097
                                LE
10684
       47
                                        B, A
10685
       09
                  0028
                                RET
                                                 JUSER TESTS STATUS
                  0099 ; FLAG INITALAZATION ROUTINE
                  0100 UFGCR: LD
10686
       215B064
                                        HL, DISMEM
10689
       22FFFF
                  0101
                                LD
                                        (KEYPTR), HL
                                                        - POINT INTO DISMEM
10680
       3E00
                  0102
                                LD
                                        AJ COH
1068E
                  0103
                                LI
                                        (DIG2), A
                                                        ; ZERO FLAGS
       32FFFF
10691
       32FFFF
                  0104
                                LD
                                         (DIG4), A
10694
       32FFFF
                  0105
                                LD
                                         (SSFLG), A
10697
       32FFFF
                  0106
                                LD
                                         (PRFLG), A
                  0107
                                LD
                                         (PFLG), A
1069A
       32FFFF
                                LD
1069D
       32FFFF
                  0108
                                         (MFLG), A
10640
       32FFFF
                  0109
                                LD
                                         (RFLG), A
106A3
       32FFFF
                  0110
                                LD
                                         (ARFLG), A
106A6
                  0111
                                RET
       09
                  0112 ; PUTS BLANKS INTO DISPLAY MEMORY - DISMEM
                                        B, 8
.__A7
       0608
                  0113 UFOR4: LD
                                LD
                                        HL, DISMEM
       2187064
                  0114
406A9
                                        A, 10H ; BLANK CODE
106AC
       3E10
                  0115
                                LD
106AE
       77
                  0116 UFUR4A: LD
                                        (HL)_{A}
106AF
                  0117
                                INC
                                        HL
       23
```

```
UTIL
       (C) 1978 MICRO DESIGN CONCEPTS | MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0003
ADDR
                  ST # SOURCE STATEMENT
       OBUECT
                                                 DATASET = DKO: UTIL . SRC
<06B0
       10FC
                  0118
                                DUMZ
                                         UFOR4A-$
                                                          ; LOOP TILL DONE
10682
       09
                  0119
                                RET
                  0120 ; CONVERTS ONE ASCII DIGIT IN ACC TO BINARY
106B3
       D630
                  0121 UABIN:
                                SUB
                                         030H
106B5
                                OP
       FEOA
                  0122
                                         10
10687
       FR
                  0123
                                RET
                                         14
                                         7
106B8
       D607
                  0124
                                SUB
                  0125
106BA
       \mathbb{C}^{9}
                                RET
                  0126 ; CONVERTS ONE DIGIT OF BINARY IN ACC TO ASCII
106BB
                  0127 UBASC:
                                AND
                                         OFH
                                                  ; MASK OUT HIGH DIGIT
       EGOF
106BD
                                ADD
                                         A, 90H
       0690
                  0128
106BF
       27
                  0129
                                DAA
10600
       CE40
                  0130
                                         A, 40H
                                ADC
10602
       27
                  0131
                                DAA
10603
       09
                  0132
                                RET
                  0133 ; PUNCHS TWO CHARACTERS IN ACCUMULATOR-HIGH NIBBLE FIRST
10604
       109
                  0134 UPACC:
                                                  ; USE ALT REGS IS OTCHR
                                EXX
10605
       F5
                                         AF
                  0135
                                PUSH
                                                  ; SAVE ACC
10606
       0F
                  0136
                                RRCA
406C7
       OF.
                  0137
                                RRCA
10608
       OF
                  0138
                                RRCA
10609
       0F
                  0139
                                RRCA
                                                  GET UPPER DIGIT
406CA
       CDF4061
                  0140
                                CALL
                                         OTCHR.
106CD
       F 1
                  0141
                                POP
                                         AF.
       E60F
                  0142
106CE
                                AND
                                         0FH
                                                  ; MASK OUT HIGH NIBBLE
       CDF 4061
406B0
                  0143
                                CALL
                                         OTCHR
10603
       D9
                  0144
                                EXX
                                                  ; RESTORE REGISTERS
10604
       09
                  0145
                                RET
                  0146 : PUNCHS TWO CHARACTERS IN ACCUMULATOR AND ADDS CHECKSUM ~
                  0147 UPACCS: PUSH
10605
       F5
                                         AF
                                                 SAVE ACC
10606
                  0148
                                ADD
                                         A, C
                                                 ; SUM CHECKSUM
       81
406D7
                                                  ; SAVE IN C
       4F
                  0149
                                LE
                                         C, A
10608
      F1
                  0150
                                FOR
                                         AF
106D9
       18E9
                  0151
                                JR
                                         UPACC-$ ; PUNCH ACC .
                  0152 ; READS TWO CHARACTERS FROM TAPE AND CONVERTS TO BINARY
                  0153 ; DATA RETURNED IN ACC AND CHECKSUM KEPT IN C
406DB
       05
                  0154 ULACC
                                PUSH
                                         BUC
                                                  ; SAVE C REG (CHECKSUM)
106DC
       CD58074
                  0155
                                CALL
                                         INCHR
                                                  ; READ CHAR FIRST DIGIT
106DF
       CBB3061
                  0156
                                CALL
                                         UABIN
                                                  CONVERT TO BINARY
106E2
       07
                  0157
                                RLCA
106E3
       07
                  0158
                                RLCA
106E4
       07
                  0159
                                RLCA
       07
106E5
                                                  ; SHIFT TO HIGH NIBBLE
                  0160
                                RLCA
106E6
       4F
                  0161
                                LD
                                         C_{2}A_{1}
                                                  ; SAVE FIRST DIGIT
106E7
       CD58074
                  0162
                                CALL
                                         INCHR
                                                  ; GET SECOND DIGIT
       CDB3061
106EA
                  0163
                                CALL
                                         UABIN
                                                  ; CONVERT
106ED
       B1
                  0164
                                OR
                                         C
                                                  ; MERGE NIBBLES
106EE
       C1
                  0165
                                POP
                                         BC
                                                  ; RESTORE CHECKSUMS
106EF
       F5
                  0166
                                PUSH:
                                         AF
                                                  ; SAVE ACC
106F0
                                         A_{\ell} C
                                                  ADD TWO DIGITS TO CKSUM
       81
                  0167
                                ADD
                                         CA
                                                  ; SAVE IN C
106F1
       4F
                  0168
                                LD
                                         AF
                                                  ; RESTORE ACC
106F2
       F1
                  0169
                                POP
106F3
       09
                  0170
                                RET
                  0171 ; ROUTINE USES CTC CHANNEL 1 AS BASIC TIME BASE (4800HZ
                  0172 ; OR 2400HZ).
                                       ENTRY IS WITH ONE BINARY CHARACTER IN THE
                  0173 ; LOW NIBBLE OF A. THIS ROUTINE WILL CONVERT TO ASCII AND
                  0174 ; THE SHIFT THE CHARACTER OUT WITH ONE START AND TWO STOP
                                OUTPUTS ARE PULSES (ZC/TO) FROM CTC1 AT TWICE THE
                  0175 ; BlTS.
```

```
(C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2.0 PAGE 0004
UTIL
ADDR OBJECT
                 ST # SOURCE STATEMENT
                                                DATASET = DKO: UTIL . SRC
                 0176 ; KANSAS CITY STANDARD RATES (1=4800HZ, 0=2400HZ).
COSEA
                 0177 OTCHR:
                                       UBASC
                                                CONVERT TO ASCII
       CDBB061
                               CALL
. .7
       FB
                 0178 OTCHR1: EI
106F8
       57
                 0179
                                                JA TO D
                               LD
                                        D. A
406E9
       3E10
                 0180
                               LD
                                        A, 10H
                                                ; INIT A FOR CTC INTR
                                                BIT COUNT OF WORD
106FB
      2E0A
                 0181
                               LD
                                        LJ OAH
106FD
      CB12
                 0182
                               Fitt.
                                                CARRY TO DO
106FF
                 0183 OTCHR2: CP
                                        OID
                                                ; A=1? WAIT UNTIL
       FE01
40701
                                        NZ,OTCHR2-$
                                                     CTC ON NEXT TO LAST ONT
       20FC
                 0184
                               JR
                 0185
40703
                                               ; SAVE A
      47
                               LD
                                        B, A
10704
                 0186
                                        \triangle, 0
      3E00
                               LD
       32FFFF
10706
                 0187
                               LD
                                        (FLG24), A ; CLEAR FLG24-START BIT
10709
       78
                 0188
                                        A.B
                               LD
1070A
      76
                 0189 OTCHR3: HALT
                 0190 ; *******
4070B
       37
                                                ; SET CARRY
                 0191
                               SCF
10700
       CB1A
                 0192
                               RR
                                                ; SHIFT D ONE RIGHT
                              .DEC
1070E
                 0193
      2D
                                        l....
1070F
      2007
                 0194
                               JE:
                                        NZ, OTCHR4-$
40711
                                        A, 1
       3E01
                 0195
                               LD
       3207074
                                        (FLG24), A ; WORD OUT-MARK LINE
40713
                 0196
                               LD
       F3
                 0197
                                                SEXIT WITH INTERRUPTS DISABLED
10716
                               \Gamma1
                 0198
10717
       C9
                               RET
                                                ; NEXT TO LAST COUNT
10718
      FE01
                 0199 OTCHR4: CP
4071A
       20FC
                 0200
                               JEC
                                        NZ,OTCHR4-$
                                                       ; NO WAIT
                               BIT
                                        O_{\mathcal{F}}D
                                            ; TEST NEXT BIT
10710
       CB42
                 0201
                                        NZ, OTCHR5-$
                                                        ; NEXT BIT IS A ONE
1071E
      2009
                 0202
                               JR
< 20
      47
                 0203
                               1 1
                                        B, A
<<u>√</u> 21
                                               FINEXT BIT IS A ZERO
                               LD
                                        A, O
       3E00
                 0204
       3214074
                                        (FLG24), A
                                                    ; CLEAR FLG24
10723
                 0205
                               LD
10726
       78
                 0206
                               LD
                                        A. B
10727
       18E1
                 0207
                               JR
                                        OTCHR3-$
10729
                 0208 OTCHR5: LD
                                        B. A
       47
1072A
       3E01
                 0209
                               LD
                                        \Delta = 1
                                        (FLG24),A
                                                        ;SET FLG24
       3224074
                 0210
                               LD
10720
                                                         FRESTORE A
1072F
       78
                  0211
                               LD
                                        OTCHR3-$
                                                         ; WAIT FOR END OF CHAR
                               JIR.
40730
       1808
                  0212
                  0213 ; CTC1 INTERRUPT SERVICE ROUTINE DURING PUNCH
                  0214 OTCHR6: DEC
                                        A JA IS CYCLE COUNTER
10732
       3D
                               JE
                                        MZ, OTCHR8-$
                                                        ; NOT LOAT COUNT, RETURN
40733
       2020
                  0215
10735
       DD212D074 0216
                               LD
                                        IX, FLG24
                               BIT
                                        O_{\tau}(IX+O)
                                                        ; TEST FLG24
10739
       DDCB0046 0217
                                        NZ, OTCHR7-$
4073D
       2000
                  0218
                               JR
4073F
       3E85
                  0219
                               LD
                                        A,85H ; FLG24 IS CLR=ZERO
                                                         ; NEW CONTROL WORD
                  0220
                               OUT
                                        (CTC1),A
< 0741
       D385
                                        A,52D ; INTERRUPTS LIVE
                               LD
10743
       3E34
                  0221
                                                         FILE CONST FOR 1200HZ
                                        (CTC1), A
0745
                  0222
                               CILIT
       D385
                                               ; COUNT 8 CYCLES
                  0223
                               LD
10747
       3E08
                  0224
                               JIE:
                                        OTCHR8-$
                                                         ; RETURN
10749
       180A
                                        A, 85H
4074B
       3E85
                  0225 OTCHR7: LD
                                                         ; NEW CONTROL WORD
1074D
      D385
                  0226
                               OUT
                                        (CTC1),A
1074F
       SE1A
                  0227
                               LD
                                        A, 26D
                                                         FILME CONST FOR 2400HZ
(0751
       D385
                  0228
                               OUT
                                        (CTC1),A
                                        A,16D ; SETUP FOR 16 COUNTS
   53
       3E10
                  0229
                               LD
10755 FB
                  0230 OTCHR8: EI
10756
      ED4D
                  0231
                               RETI
                  0232 ; INPUT BIT RATE HAS BEEN AVERAGED AND IS IN (BITRT)
                  0233 ; ON EXIT CHARACTER IS IN A
```

UTIL ADDR						LP-80 ASSEMBLER V2.0 PAGE 0005 TASET = DKO:UTIL .SRC
		0234	REGIST	ERS USED	ARE A, B, H	
	FE Ø7					CTC1 INTERRUPTS AT THE BIT TAT
10758	21FFFF		INCHR:	L_E	HL, CTC3L	
4075B	70	0237		LD	A, H	
10750	ED47	0238		LD		ETUP I REGISTER
1075E	7D	0239		LD	A.L	
1075F	0384	0240				CTC INTERRUPT VECTOR
10761	8080		INCHR1:		B'8D 'BI	IT COUNT FOR A WORD
10763 1076 4	FB	0242		EI	A A	
10764	3E00 2600	0243 0244		LD LD	A, 0 H, 0 ; CL	EAD LINDING
10768	DB90		INCHIA:			GET INPUT DATA
1076A	CB7F	0246	AINGATATI.	BIT	7, A	CELLING DATA
10760	20FA	0247		JR.		; LOOP BACK FOR START BIT
1076E	3EA5	0248		LD		VTR-256 PRESCALER
40770	D387	0249		OUT	(CTC3), A	
10772	SEOD	0250		L.D	A, ODH ; DI	VIDE BY 2 FOR MID OF BIT
10774	D387	0251		CILIT	(CTC3),A	CTC3 TIME CONSTANT
10776	SEA5	0252		LD	A, OA5H	
10778	D387	0253		OUT	(CTC3),A	
1077A	3E1A	0254		LE	A, CIAH	
10770	D387	0255		OUT	(CTC3),A	; NEXT ONE FULL BIT WIDTH
1077E	76	0256		HALT		
a site and management	v-,		•	***		
1077F	CB7F	0258		BIT		CTART BIT COME CALCE OF
10781 10783	2014 76	0259				; START BIT GONE-FALSE ST AIT FOR FIRST BIT
0700	7 10					HILLOW LIVEL DIE
10784	E680	0262				ASK OUT OTHER INPUTS
10786	B4	0263		OR		Francis Contract to the Latence of the Contract Contract
10787	67				HJA JSA	AVE.
10788	1018	0265		DUMZ IN		
1078A	CB7F	0266		BIT	7, A	
10780	2809	0267		JR	Z, INCHR3-\$;FRAMING ERROR,RESTART
1078E	F3	0268		D I		
1078F	3E03	0269		LD	A, OBH	
10791	D387	0270		OUL	(CTC3), A	FRESET CTC RTN WITH DATA
10793	70	0271		L.C	A, H	
40794	EGZE	0272		AND	ZEH ; MA	ASK OUT START BIT
10796	C9	0273		FET		
10797	SEOS		INCHES:		A,03H	ייים ריים מיים או איים או או או או או או או איים איים
10799	0387	0275		CUT	(CTC3),A	RESET CTC3, FRAMING ERROR
1079B	1804	0276	· CTC TA	JR medocion i	INCHR1-\$; GO LOOK FOR ANOTHER CHAR TINE DURING LOAD
40790	DB90		NOHR4:		A,(KBSEL)	GET DATA
1079F	FB	0279	X14021 0 V = 1	EI	L23 / 1.695.25 Perform	7 College 1 107 To 1 1 177
107A0	ED4D	0280		RETI		
107A2	CBOC		INCHRS:		H	
10744	1800	0282		JR	INCHR2-#	WAIT FOR NEXT BIT
		0283) 格格格格格	·林林林林林田园();	ATES AND TAR	81_ES4444444444
		0284	CTC RE	AD ACCES	BES DOWN COL	UNTER, WRITE SETS UP COUNTER
>0084			CTCO:	EGU		ESERVED FOR USER
>0085			CTC1:	EQU		JDIO CASSETTE-PUNCH
>0086			CTCZ:	EQU		INGLE STEP AND PROM PROGRAMME
>0087			CTCB:	EQU		JDIO CASSETTE-LOAD
>0090			KBSEL:	EQU		ASSETTE DATA
	eli alla				NT DISPLAY F	PATTERNS
10746	40	0551	SEGPT:	DEFE	40H ; 0	
					al.	

UTIL	(C) 1978	MICRO	DESIGN	CONCEP.	TS MOS	STEK FLP-80 ASSEMBLER V2.0 PAGE 0006
ADDR	OBJECT		SOURCE			DATASET = DKO:UTIL .SRC
107A7	79	0292		DEFB	79H	; 1
7 TA8	24	0293		DEFB	24H	3.2
A9	30	0294		DEFB	SOH	;3
107AA	19	0295		DEFB	19H	; 4
107AB	12	0296		DEFB	12H	; 5
107AC	02	0297		DEFB	02H	; 6
107AD	78	0298		DEFE	78H	; 7
107AE	00	0299		DEFB	оон	; 8
107AF	18	0300		DEFB	18H	; 9
10780	08	0301		DEFB	08H	; A
10781	03	0302		DEFB	03H	;B LOWER CASE
107B2 107B3	46	0303		DEFB	46H	; C
107B3	21	0304 0305		DEFB	21H	; D LOWER CASE ; E
10785	06 0E	0306		DEFB DEFB	06H 0EH	; F
10786	7F	0303		DEFB	7FH	BLANK
107B7	3F	0308		DEFB	ЗЕН	; PROMPT
107B8	7D	0309		DEFB	7DH	PRIME MARK
	7 80.		;		LOOKUP	
10789	FF		KYTBL:	DEFB	OFFH	; O B=O1, A=OF
107BA	EF	0312		DEFB	OEFH	; 1 B=02, A=0F
107BB	F7	0313		DEFE	OF 7H	; 2 B=02, A=17
10780	FB	0314		DEFB	OFBH	;3 B=02,A=1B
107BD	DF	0315		DEFB	ØDEH	; 4 B=04, A=0F
107BE	E7	0316		DEFB	0E7H	;5 B=04,A=17
107BF	EB	0317		DEFB	OEBH	; 6 B=04, A=1B
40700	CF	0318		DEFB	OCFH	;7 B=08,A=0F
S 1.	D7	0319		DEFB	0D7H	;8 B=08,A=17
10702	DB	0320		DEFB	ODBH	;9 B=08, A=1B
10703	DD	0321		DEFB	ODDH	; A B=08, A=1D
10704	ED	0322		DEFB	OEDH	; B B=04, A=1D
10705	FD	0323		DEFB	OFDH	; C B=02, A=1D
10706	OD	0324		DEFB	HGOO	; D B=01, A=1D ; E B=01, A=1B
10707	OB	0325		DEFB	00BH 07H	; F B=01, A=15 ; F B=01, A=17
10708 10709	07 0E	0326 032 7		DEFB DEFB	0EH	; EXEC B=01, A=1E
107CA	FE	0328		DEFB	OFEH	; SS B=02, A=1E
107CB	EE	0329		DEFB	OEEH	; MON B=04, A=1E
10700	DE	0330		DEFB	ODEH	; NEXT B=08, A=1E
107CD	CD	0331		DEFB	OCDH	;REG' DISP B=10,A=1D
107CE	CB	0332		DEFB	OCBH	;REG DISP B=10, A=1B
1070F	C7	0333		DEFB	OC7H	;PORT EXAM B=10,A=17
10700	BF	0334		DEFB	OBFH	; MEM EXAM B=10, A=0F
107D1	BD	0335		DEFB	OBDH	;BP B=20,A=1D
107B2	BB	0336		DEFB	OBBH	; PUNCH B=20, A=1B
107D3	B7	0337		DEFB	OB7H	; LOAD B=20H, A=17
10704	AF	0338		DEFB	OAFH	; PROG B=20, A=0F
	4.45					EYVALUE TO POSITION OF REGISTER ON STK
107D5	19		REGTB:	DEFB	25D	; KEY O NU NO DISPLAY
10706	02	0341		DEFB	020	; KEY 1=PC
10707	02	0342		DEFB	20	; KEY 2=SP
10708 1 7 709	OC 1.4	0343		DEFB DEFB	12D	;KEY 3=1FF DISPLAY UIF ;KEY 4=IX
DA DA	16 18	0344 0345		DEFB	22D 24D	;KEY 4=1X ;KEY 5=IY
107DB	OB	0345		DEFB	11D	;KEY 6=I
107BC	09	0346		DEFB	9D	; KEY 7=H
107DD	09 0A	0347		DEFB	10D	;KEY 8=L
107DE	19	0349		DEFB	25D	; KEY 9=NU NO DISP
the p happing		ne man e s'			-44° Feb.	

UTIL	1 4 7 12 1 7 41	MICRO DESIG	2. (2. (2.2.2.2.2.1.2.1.1.1.1.1.1.1.1.1.1.1.1.1	D 1100011	EK FLP-80 ASSEMBLER V2.0 PAGE 0007
ADDR	OBJECT	ST # SOURC	STATEME	NT	DATASET = DKO:UTIL .SRC
107DF	03	0350	DEFB	3D	; KEY A=A
107E0	05	0351	DEFB	5D	;KEY B=B
C07E1	06	0352	DEFB	6D	;KEY C=C
107E2	07	0353	DEFB	70	;KEY D=D
107E3	08	0354	DEFB	8D	; KEY E=E
107E4	04	0355	DEFB	40	; KEY F=F
		0356 ; ***Al	TERNATE I	REGISTER	SET
107E5	19	0357 REGTBI	P: DEFB	25D	;KEY O NU NO DISPLAY
107E6	19	0358	DEFB	250	;KEY 1 NU NO DISPLAY
107E7	19	0359	DEFB	25D	;KEY 2 MU MO DISPLAY
107E8	19	0360	DEFB	250	;KEY 3 NU NO DISPLAY
107E9	19	0361	DEFB	250	;KEY 4 MU NO DISPLAY
107EA	19	0362	DEFB	250	;KEY 5 MU NO DISPLAY
COZEB	19	0363	DEFB	25D	;KEY 6 NU NO DISPLAY
107EC	13	0364	DEFB	190	;KEY 7=H [*]
107ED	1.4	0365	DEFB	200	;KEY 8=L′
107EE	19	0366	DEFE	250	;KEY 9=NU NO DISPLAY
<07EF	OD	0347	DEFB	130	;KEY A=A^
107F0	OF	0368	DEFB	15D	;KEY B=B'
107F1	10	0369	DEFB	16D	;KEY C=C′
107F2	1 1	0370	DEFB	17D	;KEY D=D′
107F3	12	0371	DEFB	180	; KEY E=E^
107F4	0E	0372	DEFB	140	;KEY F=F'
		0373	END		

	0002	NAME UTILR	
		RAM AND CONSTAI	NTS
	0004 ; VERSION		
>07F8	0005	ORG 07F8H	
	0006	PSECT ABS	
	0007	GLOBAL CTC3L	
	0008	GLOBAL CTC1P	
	0009	GLOBAL OTCHR6	
	0010	GLOBAL INCHR4	
		FERRUPT VECTOR TO	
07F8 D623	0012 CTC0:	DEFW CTCOV	; MAP TO RAM
07FA FFFF	0013 CTC1P:	DEFW OTCHR6	; PUNCH VECTOR FA
>07FC	0014 CTC2:	DEFS 2	NOT USED FOR INTR
O7FE FFFF-Ø79b	0015 CTC3L:	DEFW INCHR4	;LOAD VECTOR FE
>2300	0016	ORG 23COH	
	0017	GLOBAL DIG2	
	0018	GLOBAL DIG4	
	0019	GLOBAL D168	
	0020	GLOBAL BPTAB	
	0021	GLOBAL SSFLG	
	0022	GLOBAL DIF	
	0023	GLOBAL DISMEM	
	0024	GLOBAL DSMEM1	
	0025	GLOBAL DSMEM2	
	0026	GLOBAL DSMEMS	
	0027	GLOBAL DSMEM4	
	0028 0029	GLOBAL DSMEM5 GLOBAL DSMEM6	
		GLOBAL DSMEM6 GLOBAL DSMEM7	
	0030 0031	GLOBAL STKPT	
	0031	GLOBAL STKPT1	
	0032	GLOBAL RST16	
	0033	GLOBAL RST24	
	0035	GLUBAL RST32	
	0036	GLOBAL RST40	
	0037	GLOBAL RST48	
	0038	GLOBAL RST56	
	0039	GLUBAL KEYPTR	
	0040	GLOBAL FLG24	
	0041	GLOBAL RFLG	
	0042	GLOBAL ARFLG	
	0043	GLOBAL BFLG	
	0044	GLOBAL PFLG	
	0045	GLOBAL MFLG	
	0046	GLOBAL PRFLG	
	0047	GLOBAL PUNHSH	
	0048	GLOBAL PUNHSL	
	0049	GLOBAL PUNHEH	
	0050	GLOBAL PUNHEL	
	0051 ; ***RAM		
>2300	0052 PUNHSH:	DEFS 1	; DUMP STARTING ADDR-HIGH BYTE
>2301	0053 PUNHSL:	DEFS 1	; DUMP STARTING ADDR-LOW BYTE
>2302	0054 PUNHEH:	DEFS 1	DUMP ENDING ADDR-LOW BYTE
2303	0055 PUNHEL:	DEFS 1	; DUMP ENDING ADDR-LOW BYTE
>23C4	0056 RST16:	DEFS 3	;USER INSERTS JUMPS TO
>2307	0057 RST24:	DEFS 3	HANDLE RESTART 16-56
>230A	0058 RST32:	DEFS 3	
>23CD	0059 RST40:	DEFS 3	

UTILR	(C) 1978	MICRO	DESIGN	CONCEPT	rs	MOST	EK FLP-80 ASSEMBLER V2. 0 PAGE 0002
ADDR	OBJECT	ST#	SOURCE	STATEME	ENT		DATASET = DKO:UTILR .SRC
>23B0			RST48:	DEFS	3		
>23D3		0061	RST56:	DEFS	3		
		0062	; ***USE			JUME	FOR CTCO INTERRUPT
>23D6		0063	CTCQV:	DEFS	3		CTCO INTR WILL BE VECTORED HERE
		0064	; ***USE	ER INSER	RTED	JUMF	FOR CTC3 INTERRUPT
>23D9		0065	FLG24:	DEFS	1		;FLAG FOR MARK (1) OUT (PUNCH)
>23DA		0066	PRFLG:	DEFS	1		;PROM PROGRAMMER FLAG
>23DB		0067	KEYPTR:	DEFS	2		PTR FOR NEXT WRITE INTO DISMEM
>2300		0068	UIF	DEFS	1		;USERS IFF2
>23DE		0069	PFLG	DEFS	1.		; PORT EXAMINE FLAG
>23DF		0070	RFLG	DEFS	1		REGISTER EXAMINE FLAG
>23E0		0071	ARFLG	DEFS	1		REGISTER EXAMINE FLAG (ALT)
>23E1		0072	MFLG:	DEFS	1		; MEMORY EXAMINE FLAG
>23E2		0073	STKPT:	DEFS	1		JUSERS STACK POINTER-HIGH BYTE
>23E3			STKPT1:		1		;USERS STACK POINTER-LOW BYTE
							GANIZED AS TWO BYTES OF ADDR (H,L)
							INSTALLED FOLLOWED BY THE ONE BYTE
		0077	; **OF "	THE OP (CODE	REPL	ACED BY THE RST 8 INSTRUCTION
>23E4			BPTAB:	DEFS	1.5	5	BP ADDR AND OP CODE REMOVED
>23F3		0079	SSFLG	DEFS	1		SINGLE STEP MODE FLAG
>23F4		0080	PFLG	DEFS	3.		;NO OF BREAKPOINTS INSTALLED
>23F5		0081	DIGZ	DEFS	1		;2 DIGITS ENTERED FLAG
>23F6		0082	DIGA	DEFS	1		; 4 DIGITS ENTERED FLAG
>23F7		0083	DISMEM	DEFS	1		; DISPLAY MEMORY BUFFER
>23F8		0084	DSMEMI	DEFS	1.		
>23F9		0085	DSMEMZ	DEFS	1.		
>23FA		0086	DSMEMB	DEFS	1		
>23FB		0087	DSMEM4	DEFS	1		
>23FC		0088	DSMEM5	DEFS	1		
>23FD		0089	DSMEM6	DEFS	1.		
>23FE			DSMEMZ	DEFS	1.		
		0091		END			

APPENDIX III

Soldering

and

Assembly Techniques

SOLDERING TECHNIQUE

THE NEED

The assembly of electronic components is essentially the exercise of the art of soldering. If the many connections are soldered properly, the resulting assembly will normally operate properly right from the first application of power. A hasty job here can mean endless hours trying to locate short circuits or intermittent connections.

THE SOLDER

Use a #20 gauge resin or rosin core solder with a ratio of 63% tin and 37% lead. A 60/40 ratio is acceptable. "Kester" and "Ersin" are two dependable brands of solder. Acid core solders or acid flux must not be used as they will corrode electronic joints and will damage printed circuit boards.

THE SOLDERING IRON

Use a small, 30 watt maximum iron with a small, chisel shaped tip. Too much heat will damage both components and boards. Soldering guns are too hot and should not be used. Heat the iron, wipe its tip quickly on the damp sponge, and apply a tiny amount of solder to the tip - just enough to make it silver in color but not so much that it will drip off. This cleaning procedure should be repeated whenever the solder of the tip of the soldering iron begins to thicken or take of a brownish color.

REMOVAL OF MULTI-PIN SOLDERED-IN PARTS

CAUTION

If for any reason, it becomes necessary to remove a soldered-in part having more than just two leads, do not try to remove the part intact. It can be done but only with great risk of damaging the printed circuit board in the process.

Hold the printed circuit board in well padded jaws of a bench vice to avoid damage.

REMOVAL OF SOLDERED-IN IC SOCKETS

Crush the plastic body with a pair of pliers to pull the pins from the body. Gently remove the pins from the top of the board with needle nosed pliers while touching the joint on the other side of the board with the tip of the iron. Do not use force. The pin will come out quite easily once the solder melts.

Clear the holes of any excess solder by rapidly inserting any removing a piece of wire while very briefly holding the soldering iron to the hole at the back of the board.


REMOVAL OF SOLDER-IN INTEGRATED CIRCUIT CHIPS

Cut each pin with a pair of diagonal cutters at a point between the chip and the printed circuit board which is as close to the chip as possible so that there is enough of the pin showing above the board to be grasped by needle nosed pliers while removing as described above.

THE PROCEDURE

The entire soldering operation should take little more than two seconds per joint. The sequence is as follows:

Touch the tip of the soldering iron to the joint, as shown below, so that both the conductors to be joined are simultaneously heated sufficiently to melt the solder.




Touch the end of the solder roll to the joint, as shown above, just long enough to let no more than a 1/8" length melt into the joint. Too much solder will short circuit the bottom of the board or flow through the holes and short circuit the top of the board. The melted solder will appear wet and shiny. It will quickly flow completely around the wire and over the surface to which the wire is attached.

Remove the soldering iron as soon as both surfaces have been completely wetted. Remember, the total time from application to removal of the soldering iron should be only two or three seconds. Removal of the soldering iron too soon will result in an incomplete bond between the metals, but leaving the soldering iron at the joint too long will cause heat damage to both components and board.

ORIENTATION OF INTEGRATED CIRCUIT CHIPS

Extreme care must be taken to insure that each integrated circuit chip is so oriented, prior to insertion in its socket, that pin #1 is at the location so designated on the printed circuit board or in the individual assembly instructions for the kit.


Pin #1 is, unfortunately, designated in a variety of ways depending upon the integrated circuit manufacturer. Several methods are indicated in the chart below. With the leads of the chip pointing away from the viewer, Pin #1 is in the position indicated with respect to the various end notches or tiny circular markings or depressions in one corner.



INSERTION OF INTEGRATED CIRCUIT CHIPS

Be sure all leads are straight and parallel. If not, gently straighten and align the bent pins with needle nosed pliers.

Integrated circuit chips usually come from the manufacturer with their rows of leads spread wider than the distance between rows of holes in the socket into which they are to be inserted. To slightly close the rows of pins in a uniform manner so they are aligned with the socket holes, place the chip on its side on a flat surface so that one row of pins is flat against the surface as shown on the following page.



HOLDING THE SIDE OF THE CHIP FIRMLY AGAINST THE FLAT SURFACE WITH BOTH HANDS, ROTATE IT A SHORT DISTANCE TOWARD ITS PINS UNTIL IT IS IN A FULL VERTICAL POSITION. THIS WILL PUT ITS BODY AT A RIGHT ANGLE TO THAT ROW OF PINS. PLACE THE OTHER ROW OF PINS ON THE FLAT SURFACE AND REPEAT THE PROCESS AS ABOVE.

PARTIALLY INSERT ALL ICS WITH THE PIN #1 ORIENTED AS SHOWN ON THE ASSEMBLY LAYOUT WHICH IS SILK SCREENED ON THE FRONT OF THE BOARD. THE LAYOUT SYMBOL FOR IC PIN #1 IS DESIGNATED BY A WHITE DOT ADJACENT TO THE UPPER LEFT HAND CORNER OF EACH RECTANGULAR IC CHIP LOCATION SYMBOL. RECHECK TO INSURE THAT EACH PIN IS IN ITS HOLE AND HAS NOT BEEN FOLDED UNDER THE CHIP OR BENT OUTSIDE THE SOCKET. COMPLETE INSERTION EVENLY AND FIRMLY.

UNPLUGGING INTEGRATED CIRCUIT CHIPS

UNPLUGGING AND INTEGRATED CIRCUIT CHIP MUST BE DONE EVENLY FROM BOTH ENDS SIMULTANEOUSLY SO THAT THE PINS WILL NOT BE BENT DURING REMOVAL. GENTLY PRYING WITH A SCREWDRIVER A LITTLE BIT AT A TIME FIRST AT ONE END, THEN AT THE OTHER IS RECOMMENDED. IF ACCESS IS POSSIBLE ONLY FROM ONE END, BE SURE THE SCREWDRIVER IS PUSHED AS FAR IN AS POSSIBLE SO AS TO GIVE A UNIFORM LIFTING ACTION OVER THE FULL LENGTH OF THE CHIP.

POWER ON

PLUG THE BOARD INTO YOUR COMPUTER AND CHECK IT OUT IN ACCORDANCE WITH THE USERS MANUAL PRECEDING THESE ASSEMBLY INSTRUCTION.