


# MT-80Z User Manual





# WARNING

FEDERAL REGULATION (PART 15 OF FCC RULES) PROHIBITS THE USE OF

COMPUTING EQUIPMENT WHICH CREATES RADIO OR TV INTERFERENCE

E&L Instruments specifically warns the user of this instrument that it is intended for use in a classroom or laboratory environment for the purpose of learning and experimentation. When building experimental circuits, it may emit interference that will effect radio and television reception and the user may be required to stop operation until the interference problem is corrected. Home use of this equipment is discouraged since the likelihood of interference is increased by the close proximity of neighbors.

#### Corrective measures:

Interference can be reduced by the following practices.

- 1) Install a commercially built RFI power filter in the power line at the point where the cord enters the unit
- 2) Avoid long wires. They act as antennas
- 3) If long wires must be used, use shielded cables or twisted pairs which are properly grounded and terminated

#### PREFACE

We are in the midst of a microcomputer revolution. Yesterday's science fiction is today's scientific fact. The unique aspect of this technological explosion is that the majority of the developments have occurred within our lifetimes and there is no sign of a slowdown.

Current efforts in microelectronics have created microcomputers or microprocessors on a single silicon chip containing approximately 500,000 transistors. These chips are used in increasing numbers of applications. Each new application puts increasing demands on technical employees. Engineers and technicians in all fields, experimental psychologists, computer programmers, educators, and physicians, to name just a few, feel the need to expand their technical horizons to include a working knowledge of the microcomputer.

The MT-80Z microcomputer described in this User Manual is a complete computer designed to be used as a basic tool for both education and product design. Unlike some computers the MT-80Z is a computer turned inside-out exposing all the parts to provide easy access and facilitate understanding of each section. Once the user has gained substantial knowledge of MT-80Z operation, the computer can be used very effectively for learning computer interfacing, system design and programming.

The MT-80Z is based on the Z80\* microprocessor. This chip was introduced by Zilog in 1976. Since that time, the Z80 has become part of a family of Zilog products; namely, the Z8 single chip microcomputer and the 16-bit Z8000 microprocessor. Skills gained using the Z80 based MT-80Z will be easily applied to the Z8 and Z8000. In addition, Z80 users also find it very easy to use microprocessors such as the Intel 8080, 8085, Motorola 6800 and Mostek 6502.

This manual is the work of several people. Chapters 1-3 and Appendix 2 were written by Larry Ryan. The Technical Appendices were put together by Matt Veslocki and draw heavily on material supplied courtesy of Multitech International, and Zilog Corporation. Tom Lingdell drew the schematics and the manual as a whole was edited by Andrew Singer.

<sup>▼280&</sup>lt;sup>™</sup> is a trademark of the Zilog Corporation.

# 

			Page
How	To Use This Manu	al	1
	-	·	
		7	
		CHAPTER 1	
		•	
The	major sections o	of the MT-80Z	1-1
	Bus Buffering - Decoding Single Logic Switches/I Tape Recorder -	J - Control Logic - +/- Supply - STD Bus Connector - J3 Accessory Bus - Cycle - Logic Indicators/Output Ports Input Ports - PORT SOCKET - BUS SOCKET Power Connector - Speaker and TONE LED PI - Address/Data Display - Keypad - Con	
,	•		•
		CHAPTER 2	
Get	ting started with	n the MT-802	2-1
	Your First Progr	at You Will Need - Power Up Display - ram - Some Experimentation (ADDR, DATA, nd GO Keys) - Using an Audio Tape Recor	der
			,
		CHAPTER 3	
Exp	eriments		3-1
	Objectives.		
		REG Key - Viewing and Changing Z80 Registers and Flags	3-3
		INSERT and DELETE Keys - Program Editing	3-8
		COPY Key - Block Copy of Memory Contents	3-14

# TABLE OF CONTENTS

# CHAPTER 3 (Continued)

Experiment	4.	RELA Key - Relative Address Calculation for DJNZ and JR 3-18
Experiment	5.	STEP Key - Single Instruction Stepping
Experiment	6.	BRK PT Keys - Setting and Clearing Breakpoints
Experiment	7.	BREAK - Stopping and Restarting a Program
Experiment	8.	<pre>INTER Key - Maskable Interrupts 3-37</pre>
Experiment	9.	USER Key - Defining Your Own Keyboard Function
Experiment	10.	Speaker and TONE LED - Sound from the MT-80Z
Experiment	11.	Logic Indicators - Port 1 and 2 Displays, PORT and BUS SOCKETS 3-50
Experiment	12.	Logic Switches - Port 1 and 2 Logic Switches
Experiment	13.	SINGLE CYCLE Operation - Single Machine Cycle Stepping, Data Bus Monitor

#### APPENDICES

#### APPENDIX 1

Hexadecimal, Decimal, Binary Number Chart

APPENDIX 2

MT-80Z Keyboard Quick Reference List

APPENDIX 3

**Z-80** Reference Manual

APPENDIX 4

MT-80Z Specifications

APPENDIX 5

MT-80Z Schematics

APPENDIX 6

MT-802 Memory Expansion

APPENDIX 7

MT-80Z Keyboard and Display

APPENDIX 8

MT-80Z Monitor Program Source Listing

APPENDIX 9

MT-80Z Parts List

Effective study requires all the senses so GO SLOW! Try to perform each step and note all results. After going through Chapters 1-3 carefully you should be able to do the following:

- 1. Given a 280 machine language program, enter, single step and edit the program and interpret the results.
- 2. Identify, locate, and describe the functions of the major blocks of the computer.
- 3. Utilize the PORT and BUS sockets for input and output interfacing.
- 4. Given address and number of bytes, save and load memory contents on an audio tape recorder.
- 5. Given an improperly written program, locate program faults using break-points, single instruction stepping, single cycle stepping and the bus monitor display.
- 6. Using the appropriate keys, observe and/or change Z80 register contents or flags.

The MT-80Z User Manual is concerned mainly with MT-80Z use and operation. It does not provide a comprehensive tutorial on microcomputer technology. If you are just starting out, and you find that even Chapters 1-3 present difficulties, or if you're interested in digging deeper into this subject, you should consider going through E & L's "Introduction to Fundamentals of Microcomputer Programming and Interfacing", Modules 1, 2A, and 2B of the FOXWARE SERIES, E & L Part number 345-8001(Covers the entire set). If you are new to microcomputers, you will find the MT-80Z and the FOXWARE tutorials to be a superior learning tool for your entry into the world of microcomputers. If you are a seasoned veteran in this field, you will find the MT-80Z to be an excellent system for product design, program design or breadboarding.

#### How To Use This Manual

This manual was created to provide you with all the information you need to make effective use of your MT-80Z Microcomputer Trainer. The information in the manual is presented in several ways so that, depending on your background and level of technical expertise, you can choose the approach that suits you best.

If you are just starting out with micros, you should go through Chapters 1 to 3 in that order. The first chapter is a description of the major sections of the computer. If you have the MT-80Z in front of you now, notice that each section is marked off and labeled for convenient recognition. The second chapter is designed to allow you to operate some of the basic features of the MT-802 right away. This gives you a quick orientation to microcomputer operation and provides an easy procedure for checking the operation of those features of the computer which only require keyboard access. This chapter is written in a detailed "by-the-numbers" fashion. Finally, Chapter 3 consists of a series of experiments designed to give you experience in the operation of every control and socket except for the STD BUS socket. All three chapter are intended for a reader without much technical background. You may find Appendices 1,2 and 3 helpful in conjunction with the chapters.

If you are fairly familiar with micros, but not really an expert you should probably go through Chapters 1 and 2, and then play with the keyboard functions using Appendix 2 as a reference. You will find the other Technical Appendices helpful for specific information of a more detailed nature.

If you are expert with micros, start out by looking at the Specifications(Appendix 4), Schematics(Appendix 5), Keyboard Quick Reference List(Appendix 2), and perhaps the Monitor Source Listing(Appendix 8). You may wish to look at Chapter 1 for an overview of the unit in written rather than specification form.

When going through the material in Chapters 1-3, you will find that the steps you are asked to perform are presented in highly detailed form. To make things clear, most of the questions are answered. You could easily rush through the material, skipping steps and consequently learning very little.




Figure 1-1. Top View of MT-80Z

#### CHAPTER 1

#### THE MAJOR SECTIONS OF THE MT-80Z

#### Introduction

The purpose of this chapter is to provide a description of each major section of the MT-80Z Microcomputer Trainer. All the sections described are visible and clearly marked. There are no hidden components to prevent you from eventually understanding how the computer operates. As each section is described, it is advised that you locate it on your computer. The term, computer architecture, is often used to describe the method in which the various sections of a computer system are configured The basic architecture of all computers and interconnected. consists of sections for CPU(Central Processing Unit), Control, Memory, and Input/Output. The CPU and Control sections are the "brains" of the system, performing arithmetic and logical processes and regulating the flow of data within the computer. Memory provides storage for programs and data used by the CPU. The Input/Output or I/O section provides the means to communicate with the computer. When you use the keyboard to enter a program or generate tones from the MT-80Z speaker, the I/O sections of the computer are being activated.

The description of MT-80Z architecture that follows will be more detailed than the general computer requirements described above. You will be taken on a guided tour of all the sections labeled in white lettering on the top of your micr computer. If you have jumped ahead a little and already applied power, turn it off now so that you can sit back, hold the MT-80Z in a comfortable position for easy viewing, and read this manual.

#### **Objectives**

After completing this chapter you will be able to:

- Demonstrate your understanding of MT-80Z architecture by describing each of the major sections of the computer and how they relate to each other.
- 2. Interpret the results displayed on the Port 1 and 2 display LEDs.
- Interpret the 7-segment numeric display LEDs.
- 4. Locate and identify the function of the various interfacing sockets.
- 5. Understand the basic functions available on the keypad.
- 6. Describe the methods of applying power to the MT-80Z.
- 7. Understand the use of the Port 1 and 2 logic switches.




Figure 1-2. Top Left Hand Corner of MT-80Z Panel

#### CPU

This section consists of a single 40-pin chip: the Z80 microprocessor. As in any microcomputer, the microprocessor determines the power and capabilities of the computer system. The microprocessor responds to instructions and data stored in memory, performs the required operations and provides the necessary control signals. The speed of the Z80 is determined by the clock crystal located on the right-hand section of the computer. The crystal is marked 3.579 MHz. The Z80 divides the crystal frequency by 2 giving a CPU cycle time of approximately 559 nanoseconds. This allows the MT-80Z to add two binary numbers in little more than 2.2 millionths of a second! For writing MT-80Z programs the Z80 instruction set is the primary tool.

#### Control Logic

The control logic section is located in the top left corner of the MT-80Z. This section provides buffering (current amplification) for the control signals and logically derives some additional control signals not generated by the Z80. The collection of control signal connections is called the control bus. The term bus indicates that these signals are to operate in "sync" with the computer. The buffering allows the control signals to drive a large number of logic inputs for circuits that are interfaced with the Z80. The additional control signals (MCSYNC, and INTAK, for example) are required by the STD bus which will be discussed later.

An additional function located in the Control Logic area deals with user options in the use of NMI(Non-Maskable Interrupt). Interrupts are a scheme whereby an asynchronous (not in sync with the Z80 clock) input may interrupt the Z80 and cause it to immediately run another program. After the interrupt program is finished, the Z80 can be easily returned back to the main program.

The NMI is the Z80's highest priority interrupt and can be used in the MT-80Z in two different ways. First of all, look closely in the Control Logic area and find the letters NMI. Notice also the two solder pads labeled INT and EXT. The INT or Internal pad should be already soldered. The EXT or External pad should be clean. When the INT pad is soldered, the Z80 gets an NMI from the BREAK key on the keypad. If EXT is soldered instead, NMI is to be applied by a circuit plugged into the STD bus socket. It is advised that only one option be used at a time.

## +/- Supply

The +/- Supply section is located near the CPU and Control Logic section. The purpose of this section is to provide an auxiliary + voltage power supply. It is important to note that the wall-mount A.C. adapter supplied with the MT-80Z DOES NOT plug into this area. It plugs into the POWER jack on the right-hand side. There is really no danger of plugging in the wrong supply because different connectors are used. The voltages brought into the MT-80Z are connected to regulator I.C.s and are used to power the computer. The regulated voltages are also available on the BUS and PORT sockets for interfacing experiments.

# Bus Buffering

In addition to the control bus, the microcomputer uses data and address buses. The address bus consists of 16 connections which are used to transfer information to the memory or I/O elements. This bus is a one-way street or unidirectional and can be used to communicate  $2^{16}$  or 65,536 possible memory addresses. Each memory or I/O element is identified by one of these addresses. When the Z8O wants to fetch information from memory, it broadcasts the address on the address bus, and the memory chips send back an 8-bit binary number on the data bus.

The data bus is a 2-way street or <u>bidirectional</u> bus allowing 8-bit data to flow into or out of the Z80. The Z80 indicates the direction via the control bus.

İ

STO CARD FE	RIX CHART UNCTIONS AVAILABLE LABLE FUNCTIONS		APPLIED COMPROL TECHNOLOGY	APPLIED MICHO TECHNOLOGY			8	ENGUIS AND SYSTEMS	CONTEMPORARY CONTROL SYSTEMS DATA IRANSLATION		DESCRI MICROSYSTEMS	INC.	SOI	(AL INSTRUMENTS INC.	HITCHOLOGIC HINGY SYSTEMS		INTERPRESE STATEMS CORP.		MICHIGING SYSTEMS LTD	INTERMACHETICS GENERAL	3)		MATROY ELECTRONIC SYS. MICHOCOMPUTER SYSTEMS			*0		IKC	ALS					9			
	KED FUNCTIONS E CARDS DO MORE THAN	ANALOF ULVICES, INC	10	اع	. !		BARADINE PRODUCTS	12:	S .		121	DIGITAL BYAKMICS, INC	DUNCI AS ELECTRONICS	=		NI UDI INCORPUBATED	SIE	پايو	2	3	HERREDY COMPANY		NON H	2		PRE LOG CORPORATION	l	SIBTHORP SYSIEMS	SPURRIER PERIPRESALS	2 5	12	1	ILXAS INSTRUMENTS	VICTOR ELECTRONIC CO	1		
	ONE FUNCTION	ACE A	*	5	ATTC	E	900	8	CONTEMPORARY CO.	UATRICOM COHP	NOS.	E E	- 5	×	510	ORP	25	HARTMANN LANG	2	5 5	HERE COMPUTER D	E	3 5	MICHO LIKK CORP	E	Hr.0		25	1	TAKEL M CONTROLS	TECHNITADN (UK)	1	2	2	u		CORP
	E MANUFACTURERS HAVE	T ULVIC		Z	1:	2	Ŧ	IS A	Mr. N	70	ž.	5	¥ 5	SIRI	0101	Ě	SE S		3	19 H	# 03 A	. 3	- E   E	Ĕ.	Sis.	3,		F.	8	5	3	S	25	Ξ	3		1 3
	MULTIPLE VERSIONS OF VARIOUS FUNCTIONS	ANALOF	Ξ	- =	217	S   1	AAD,	52	₹ ₹	Ē	5.5	DIGITAL OF	2 5	=	FLECTHOLOGIC FREEGY SECTION	9	2	# C	ΙΞ	HITEMACKET	E 3	MATHIX CORP	1 E	3	MICHO SYS	, <u>.</u>	SAMED	32.0	E	3	3	FIRDRICS	XX	. 23	WHESCH INC	H	ZIALECHI
		~ *	₹	_	===	<u> </u>	ab .	12	3 3	. 3	Ē	_	-	13	= =	=	1 3 3	= 3	1=		= =	E	×Ξ	Σ			1 2	~		=	=	==	=	3	3	=	_=
	250	-	+	٠	<del>-                                    </del>	<del>-</del>	<del>-</del>	<del> </del>	1	+	-		-	╁		+	├		╂	•		<del>:</del>	<del>, '</del>				<del> </del>	-	•	-	┞	+	+	+	╀		Ļ
	3085	Н-	-	$\sqcup$	-	+	+-	-	<del></del>	-	1	+		╂—	<del>                                     </del>	+-	-	9	╁	1 10	-	1		-		•	<u>                                     </u>	1 1	i	-	Ļ	÷	-		↓_		<u>!</u>
	6800	$\vdash$	+-	-	-	+	+	$\vdash$		; Ē	-	<del></del> -	<del></del>	╀-	1	+-	-	4+	+-	+	-	•	<del>                                     </del>	<del>  -</del>		•	<u> </u>		_	_	┞	-	÷	-	↓_		<u> </u>
	5502	-	<del>-</del>	$\vdash$	_	-	-	-	<u> </u>	•	-			┼		+-	ē 1	<del>'</del>	+	++-	-	Ļ	1 1		-	+-	•		-		ļ.,	-	+	1	1		<u>!</u>
PU	6209	<del>                                     </del>	<del>-</del>	$\vdash$	-+-	+	+	-		**	=			┼-	+	+	•	++-	-			•		<del>                                     </del>		+-	├	-	-		-	-	+	<del>,</del>	┼-		Ļ
	8088	┞┼	+-	-	+		+			<del> </del>	ē			┼	<del>!                                    </del>	+-	-	9	+	<del>    -</del>		<u></u>	è	<del>                                     </del>		+	├-		-	-	₽-	<del>-</del>		<del>.</del>	┼	$\vdash$	1
	6802		+-	-	-	+	<del>-</del>	1-		+-	╀	+	-	╀	<del> </del>	+	•	+-	+-	+		•	115	!			├-	! !		!	-	+-	+	1	↓_	-	╀
	50604	<b>├</b>	+-	$\vdash$	-+	+		-	<u> </u>	+-	-	<u>-</u>	<del>-</del>	╀		┿	<b>├</b> ⊹	++	4-			<del>!</del>	19			<del>-                                    </del>	<u> </u>	-	-		_	<u>'</u>	-	<del>:</del>	╀-	Ш	╄
	VSC 800	Н-	+-	$\vdash$			•	-		!-	-		<u> </u>	╀-		+	$\vdash$		+	++-		1	- -	$\sqcup$			1		_		1	1	!		1_	Ш	Ļ
			-	_	<del></del>	<del>-</del>	<u> </u>	<u>!</u>		1	-		:	╀		<del>-</del>	-	+ +	+-	<del></del>		1		'	+	<del></del>	<u> </u>	- 1	i		1	!	1	,	<del> </del>		<u> </u>
	STATIC RAM	+	+-	0	r +	+	+	+-	*	+	+	+ 1		+-		+	•	1 1	+		-	-	1	<b> </b>		4	<del> </del>	-	-	-	-			!	<b>_</b>	<del> </del>	<del> </del>
	DANAMIC RAM	<del>                                     </del>	+-	ŧ	_+	+	<del>!</del>	+-	<del>-  </del> -	+-	•	=	-	+-		+-	+	<u> </u>	+	9		5	!	┡	•		-		-	-	1	+	-	!	1		⊢
KEMORY	BATTERY BACKUP RAM	-	-	-	-+	+	+	1		+-	1	<b>2</b> (	Z !	+	+	+	•	4-4-	+-		-		1 !	٤	•		-	<u> </u>	-	-	<del> </del>	<u>i</u>	1	1	1-	-	Ľ
UNCTIONS	EEPROV	<del>   </del>	+	_	+	+	- !	-	! 	-	1		1	+		<u> </u>	<del>                                     </del>	++	+	1 1	-	1	<del>:                                    </del>	닐		1	-	!	!	-	-	•	4-	1	1	Ļــا	<u>_</u>
	EPAGM		+		$\vdash$			1	Ŷ	+	•	9 (	<u> </u>	+	-	1		+-	+	•	$\vdash \vdash$	-	- -	9	19	•	<u> </u>		٠	Ш	$\vdash$	-	1_	1	1	لـــا	<del> </del>
	BUBBLE MEMORY		+	+-		+	+-	1		+	1-	+	$\dot{+}$	┼-		+	++	++	+		$\vdash$	1	<del>                                     </del>	⊢∔	<del>-  </del> -	+-	-	Н	-	-	<u> </u>	•	ં શે	1	<del> </del> -	لبا	<del> </del>
<del></del>	1-71 15 2017	1	1	اب	<del>                                     </del>	-!-	+	1	-	+	-		+	+	! !	1	<del>                                     </del>	<u> </u>	+	1 1	1	1	<del>                                     </del>			!	<del> </del> _		!	_	1	1	+	<u>.</u>	1	<u></u> '	<u>;</u>
	TIL INPUT		1	5	<del>-                                    </del>	+	+	-		<del> </del>	-	-	-	+-	1			1 1	4-		-	1	<del>   </del>	<u> </u>	-!-	<u> </u>		_	_		1	+	-	<u>i</u>	1	لــــا	1
	TTL CUTPUT	1.6		<b>.</b>	1-	+	+			1	-	+	+	1	•	+	1-1	++	+	<u> </u>		1	<del>   </del>	H	-+:		-	<u> </u>	-	ļ	1	+	4	4-	1_	$\vdash$	-
DIGITAL I/O	TTL 1/0 (PiO)			:		<del>-</del>	-	3	91	19	-	-	-	$\perp$		+		44	+		-	<u> </u>		Ш		•	<u> </u>			1	-	1	+	1	1_	ш	Ļ
FUNCTIONS	LINE DAIVER ROYR	1.9	· • · ·	1/ <b>9</b>	-	-	-	Ļ		+-	1	-		1	-	•	1		+-	1 !	Ц_	<u> </u>	<del>   </del>	$\vdash$		_	<u> </u>		_		L	<u></u>	1_	1_	1		L
	SWITCH INPUTS	<b>├</b>	-	-		+		0		+		_	+	4	<del>   </del>	+	14	1	1-	1-	-	1		Ш	-	+	1	_	_	1	1	_	1	<u>i</u>	10	Ļ	1
	<b></b>	<del>  -</del>	+	1		_	+	+		1	╁	+	<del>-</del>	+	<u> </u>	!	<b>∤</b> ∤-		+				<u> </u>			1	-	1 1	!	1	+-	}		!	+		!
	RELAY OUTPUT	1	4	-	1-1	*	1	1		<u> </u>			<u> </u>	↓_	•	1	$\sqcup$	1 :	1		$\perp$	1_		$\sqcup$	_	1.9	<u> </u>		<u> </u>		1	1	1	1	1_	1	•
	DRIVER OUTPUT		-	-	$\vdash \downarrow$		<del>-</del>	1_		<u></u>	1			1_	<u> </u>	1	1	++	1		Щ.					ě	L		:	i	L		<u>.</u>	:	1_	لـــا	L
	AC/DC OPTO-INPUT			•	1	_				1	1 !		B)	1_	1		$\perp \perp$		1_	0 4				0	! •	-	_	9	+	1	1	1		1	1_		1
NDUSTRIAL	AC CPTO-OLTPUT		1	-	$\vdash$		- -	1	1	1	14	1.5	2	↓_	1 1 0	Ц_	14	44	4				<u> </u>	9	4		<u> </u>		<u> </u>		┖	$\perp$	_	!	1	<u> </u>	L
70 Functions	EEE 484	<b>!</b>	-		⊢⊹	1	- -	1		+	1-		-	1		<del>-</del>	Ш	44	1.		i l					<del>-</del>	<u> </u>		<u> </u>	1	_		4	1_	1		
	FIBER OPTIC (SI/O)	1	1_	-	$\vdash$	4	_ _	1		┶	$\sqcup$			1		_	$\bot \bot$	$\bot \bot$	1	3	<u> </u>	!		Ш		1_	<u> </u>		<u> </u>	1	L	1-	_	1	1		Ļ
	MODULE I/O	1	1	1	$\vdash$	_	<del> </del>	1_	-	1		_		4	•	1	<del>     </del>	11	1	<del>                                     </del>		1_	1				_			_	Ļ			↓_	1		L
	RS-472	1-1-	4	Ļ	$\vdash$	-	4	1		1	11		<del>-</del>	1	1-1-	1	$\sqcup$	44	1_	1-1-	<u> </u>	į	1	Ш		_	<u> </u>		<u> </u>	_	L	4	Ļ	_	┺	$\sqcup$	L
	<u> </u>		_	1	-	+		1		+	1	_		↓_	1 !		1	1	1	+		!	<u> </u>	Ш	1		_		<u> </u>	1	1	1	1	!	1		Ļ
	A-D INFUT	⊢-	+-	₹.	<del>  -  </del> -	-	-	•	9		1-1		<del>-</del>	┼			1	++	<del> </del>			1_		0			1		<u></u>	_	1	4	+	-	1-	₩	Ļ
	D-A OUTPUT	1	<u> </u>	Ť	↤	+		1	9	<u> </u>	1-	_		1	<u>   •</u>	-	11	14	_	•		<u> </u>	$\perp \perp$		į		<u> </u>		<u> </u>	_	1	1	1	ــــ	1	L	Ļ
EXALOG I/O	A-D/D-A SYSTEM	1	<u> </u>	<u> </u>	┥		<u> </u>	18		1_	1-	4		1	1-1-	-	1-	44	1-			ـ	1 1	Ш	1		<b> </b>	ш	<u> </u>	-	Ļ	_	+	1	1_	-	Ļ
FUNCTIONS	MUX & EXPANCER	1_1	1	<u> </u>		•	4	1	19	4	1-!	-	+	1	Ц.	+-		11	4-	++		4	! !		_	-	<del> </del> _		<u> </u>	_	┺	4	4	+-	╄		Ļ
	SERVO CONTROLLER	1-1	Ą	1	$\vdash$	+	1	$\perp$	-	<del> </del>	1 +	_		1	11	-	14	44	4	+-!-		!	1 1		+		<u> </u>		<u> </u>	1	1_	1		1	1_	1	+
	TEMPERATURE INPUT			1_	1			↓_	-	╀	$\vdash$			╀-	1-1-	<del> </del>	$\bot \bot$	4	4-	<del></del>	<u> </u>	!	<u> </u>			1	<u> </u>		1	•	1	1	1	1	1_	<u> </u>	↓
	SIGNAL CONSTION	<u> </u>		·	9	+	- 1	┼		<del>-</del>	<b>├</b>		<del>-</del>	+-	<del>!                                    </del>	-	$\downarrow \perp$	44	+	1_1_		!	1 1				<u> </u>	<u> </u>		;	1		_	!	1	-	Ļ
	UART (SIO)				<b>├</b>	<del>-</del>	·	↓_	2	<del>-</del>	1		-	1		4	1	1 3	4_	<u> </u>	. <u>.</u>	• •	***************************************		<u> </u>			1	1	↓_	1			1_	1	•	<del></del>
	CRT	1	<del>-</del>	•	<del></del>			↓_	Ц-	+	1-1	-	- -	╀	$\vdash$	+	•		1	1 10	1		<u> </u>	1			<u> </u>			-	1	1	!	-	1_		•
	DISK	14	1	(d)	$\vdash$	-	- -	-	1	+-	╀			$\perp$	+	+-	1-4	44	1	1 9		•	1 1	Ł	9 9	<u> </u>	<b> </b> _	<u> </u>	1 .	!	1	1	!	-	4_	•	-
	TAPE	1	4	+-	$\sqcup$	+	+	+-	-	+	+	_	+	4	1 1		1+		1	<del>     </del>	3	1_	1	3	1		-	-	<u> </u>	-	+	19	2.5	┿	+-		-
		1					1			5					1							1	1 1	0			1	1	-	$\vdash$	1-	+	ì	1	L		-
	PRINTER	16		<del> </del> -	$\vdash$		<del></del> -	+	_	<del></del>		+	-	+-		+_	-	1.5	+		<del>   </del> -	<del></del> -	<del></del>	1 -						1		1			T	+	1
NTERFACE	PRINTER KEYBOARD	13	Đ.	_		1		1		÷		1		$\downarrow$		3	•		1	•			1	•		- (Ē	↓	1	<u> </u>	+-	╁	+-	-	+	1	•	÷
NTERFACE CONTROLLER	PRINTER KEYBOARD DISPLAY	18	2	-	<b>2</b>				ė	<del> </del>						3		3		+		٤	3	٤		٨	↓		<u> </u>	Ļ	t	‡	+	+	_	•	Ţ
NTERFACE CONTROLLER	PRINTER KEYBOARD DISPLAY MODEM	13	2		ļ		•						<b>1</b>				•					•	1	•	<del></del>							1	1	-		•	I
NTERFACE CONTROLLER	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER	13	2	-	ļ		•		ė	<del></del>			Ŷ.							+		•	3	٤		Å			•								I
NTERFACE CONTROLLER	PRINTER KEYBOARD DISPLAY WODEM PROM WRITER SDLC	13	<b>2</b>		ļ				ė				9				•	3				•	1	•	<del></del>	*								+			
NTERFACE CONTROLLER	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER SDLC OTHER BUS INTERFACES	13	2		₹ 		•		ė				9				•					•	1	0	0				•						上		
NTERFACE CONTROLLER	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER SOLC OTHER BUS INTERFACES STEPPER MOTOR		<b>2</b>		2	<u></u>	•		ė				ĝ.			Ŷ	•	3						0	•				•				-		3		
NTERFACE CONTROLLER	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER SOLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER	13	<b>2</b>		•		•		ė		•		3				•	3					The second secon	0	Ē				•				Annual An		3		
NTERFACE CONTROLLER	PRINTER KEYBOARD DISPLAY WODEM PROM WRITER SDLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH		2		•	<u></u>	•		•	•	•					9		3					The state of the s	<ul><li>•</li><li>•</li><li>•</li><li>•</li><li>•</li></ul>	ē :				•				Annual Control of State of Control of Contro		•		
NTERFACE CONTROLLER FUNCTIONS	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER SDLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH COUNTER		<b>2</b>		•	<u></u>	•		•		•					(0)		3			•			<ul><li>•</li><li>•</li><li>•</li><li>•</li><li>•</li></ul>	€ :				•				Annual Communication of Communication Commun		3	•	+
NTERFACE CONTROLLER FUNCTIONS	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER SDLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH COUNTER CLOCK/ TIMER					<u></u>		3.		•	•	<b>9</b>				(0)		•				2	10 (Came of Came of Ca	0 0	(a)				•						•	•	+
NTERFACE CONTROLLER FUNCTIONS	PRINTER KEYBOARD DISPLAY WODEM PROM WRITER SDLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH COUNTER CLOCK/ TIMER INTERPUPT CONTROL		2		•	<u></u>	•			•	•	9.4	•			(0)		3			•		10 (Came of Came of Ca	0 0	€ :								Company of Company (A) Company of		•	•	-
NTERFACE CONTROLLER FUNCTIONS	PRINTER KEYBOARD DISPLAY WODEM PROM WRITER SDLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH COUNTER CLOCK/ TIMER INTERPUPT CONTROL SPEECH SYNTHESIZER					<u></u>		3.		•	•	9.4				0.00		•						0 0	(a)								Andrew Control of Cont		•	•	-
NTERFACE CONTROLLER FUNCTIONS	PRINTER KEYBOARD DISPLAY WODEM PROM WRITER SDLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH COUNTER CLOCK/ TIMER INTERPUPT CONTROL							3.	•	•	•	9.4	•			(0)		•				2		0 0									All the second s		•	•	+
PHERIPHERAL MTERFACE CONTROLLER FUNCTIONS  EPECIAL FUNCTIONS	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER SOLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH COUNTER CLOCK/ TIMER INTERPUS CONTROL SPECOL SYNTHESIZER POWER FAIL					<u></u>		3.	•	•	•	9.4	•			0.00						8	The state of the s	0 0									A STATE OF THE PARTY OF THE PAR		•	•	
NTERFACE CONTROLLER FUNCTIONS	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER SDLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH COUNTER CLOCK/ TIMER INTERPUPT CONTROL SPEECH SYNTHESIZER POWER FAIL MOTHERBOARDS							3	•	•	•	<b>9</b> 4				0.00		•		•			The state of the s	0 0									A STATE OF THE PARTY OF THE PAR		1	•	+
NTERFACE CONTROLLER FUNCTIONS  EPECIAL FUNCTIONS  MARDWARE	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER SDLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH COUNTER CLOCKY TIMER INTERPUPT CONTROL SPEECH SYNTHESIZER POWER FAIL MOTHERBOARDS EXTENDER							3	•	•	•	<b>9</b> 4	9:	1		0.00				•		8	The state of the s	ê ê ê					and determined to the second s				And the second s		0	•	+
NTERFACE CUNTROLLER CUNCTIONS  EPECIAL FUNCTIONS	PRINTER KEYBOARD DISPLAY MODEM PROM WRITER SDLC OTHER BUS INTERFACES STEPPER MOTOR DMA CONTROLLER MATH COUNTER CLOCK/ TIMER INTERPUPT CONTROL SPEECH SYNTHESIZER POWER FAIL MOTHERBOARDS							3	•	•		<b>9</b> 4		ē		0.00				•		<b>(a)</b>	The state of the s	ê ê ê									And the second s	-	<u> </u>	•	+

Figure 1-3. STD Product Chart

The Z80 produces very small drive currents at its pins. The buffering amplifies the current allowing the connection of many devices to the pins and provides protection of the Z80 by isolation.

#### STD Bus Connector

The STD bus connector, Jl, is located on the left hand edge of the MT-80Z. This 56 pin edge-card connector will receive one of the hundreds of pre-built modules built on standard 6.5 by 4.5 inch printed circuit cards which use this popular, industry-standard bus. By inserting the card into Jl, it is automatically connected to the MT-80Z data, address, and control buses and with appropriate jumpering can receive +5V and +/-12V power. STD cards can be added to the MT-80Z to enhance its capabilities, provide training on STD subsystems or to design and test STD circuits. There are over 100 different manufacturers producing a wide variety of STD Bus cards. Figure 1-3 shows some of the many types of STD products available and who manufactures them.

Detailed information on STD products and the STD bus standard is available from the IEEE P961 STD Bus Working Group, STDUSR (The STD User's Group), 8697 Frobisher Street, San Diego, CA 92126, or E & L Instruments.

#### J2 - An Accessory Bus

J2 is located near the top center of the computer. It will appear to you as two rows of holes in the printed circuit board. The purpose of J2 is to allow you to solder an appropriate connector and plug in accessories. Figure 1-4 shows J2. J2 is similar to the STD bus in that the 40 connections will provide access to the address, data, control and power buses.



Figure 1-4. J2 Region of MT-80Z Front Panel




Figure 1-5. Bottom Left Side of MT-80Z Front Panel

#### Decoding

The decoding section consists of two chips located between the bottom of the STD connector and the Port socket. The specific purpose of this section is to use signals from part of the address and control bus to generate the special sychronizing pulses needed for I/O data transfers. These pulses are made available on the Port socket and their use is explained later.

#### Single Cycle

The Single Cycle section is located in the bottom left corner of the computer. It contains two switches: one a push-button and the other a slide switch. Through proper use of these switches, you may "step" the Z80 one machine cycle at a time. This slows the computer sufficiently so that you can observe the detailed operations of the Z80 and associated interface hardware.

In addition to regular full speed program execution, there are two methods provided by the MT-80Z which allow you to step through a program. One steps by instruction and the other steps by cycle. A single instruction can consist of several machine cycles. Here is a summary of all three methods to run a program:

- 1. Regular Full Speed: Press the GO key on the keypad. The program executes at computer's full clock speed.
- 2. <u>Single Instruction Step</u>: Use the STEP key on the keypad. Each STEP will execute several machine cycles but only one instruction. This method is useful for program debugging.

3. Single Cycle: Switch the CYCLE-RUN switch to CYCLE and push the large push-button (PBI) switch to perform one machine cycle at a time. This stepping method is the slowest of the three and is most useful when you need to observe how your hardware is responding to program execution. NOTE: Single cycle will not function unless WAIT and CYCLE are jumpered on the PORT SOCKET.

nt

#### Logic Indicators/Output Ports

The Logic Indicators can be found next to the Single Cycle section at the bottom of the computer. There are two rows of 8 LEDs labeled Port 1 and Port 2. Note how they are separated in groups of four LEDs for easy binary to hexadecimal number conversion. When read as a binary number, the least significant bit is to the right and is numbered "0".

The Logic Indicators provide the following functions:

- 1. Simple logic monitoring.
- 2. Data bus monitoring during single cycle operation.
- 3. Latching and displaying bus data sent from the Z80 using the series of OUT instructions.

Simple logic monitoring is done by connecting wires from LO-L7 of the PORT SOCKET to any logic output from the MT-80Z or interface circuits. The results are viewed on the PORT 2 LEDs. The LED marked 0 will correspond to L0 on the PORT SOCKET and LEDs 1-7 correspond to L1-L7.

Data bus monitoring uses the PORT 1 display. These LEDs are permanently wired to the data bus and are not available on the PORT SOCKET. What this means is that for every Z80 machine cycle, the Port 1 LEDs will display the data traveling on the bidirectional data bus. Used in conjunction with Single Cycle operation, the bus monitor can enable you to observe the contents of the data bus each time you push the CYCLE button (PB1). This is the fastest way for you to learn how the Z80 actually works. It is also an excellent microcomputer troubleshooting method.

Port 1 and Port 2 Logic Indicators can be used as output ports. This use of the Logic Indicators allows you to latch and display register or memory data sent to the data bus as a result of an OUT instruction. The format of the OUT instruction requires a port number. The port numbers available are FD, FE, and FF. Using appropriate jumpers on the PORT SOCKET, you can assign any of the three addresses to the ports.

Another feature of Port 2 allows you to split the 8-bit display into two separate 4-bit displays. When split, the halves are designated P2X and P2Y; port 2X and port 2Y. The 4-bit ports can be assigned different port numbers.

## Logic Switches/Input Ports

The Logic Switches, located at the right of the Logic Indicators, consist of two DIP switches marked Port 1, S1, and Port 2, S2.

The Logic Switches provide the following functions:

- 1. Port 2 -- Apply a logic 1 or 0 to PORT SOCKET terminals S0-S7.
- 2. Port 1 and 2 -- Supply data to the Z80 as input ports.

Digital experimentation often requires a steady-state logic level (1 or 0) applied as an input to a circuit. The Port 2 (S2) logic switches can be used for this purpose. The eight different switches control logic levels at PORT SOCKET terminals S0-S7. These terminals can be connected to the inputs of interfacing circuits.

Both ports 1 and 2 can be configured as input ports to the Z80. Port 1 (S1) is already wired to the data bus. Used as an input port, it requires a jumper between P1 EN (port 1 enable) and IN FF on the port socket. This assigns the port address FF to port 1. An instruction such as IN A, (FF) will input the switch settings as an 8-bit binary number to the Z80 accumulator.

The configuration of port 2 as an input port requires some jumpering between the PORT SOCKET and BUS SOCKET. Port 2 may be addressed FD or FE by applying jumpers on the PORT SOCKET. Another feature of port 2 allows you to split the port into two independent groups of four switches each. When split, port 2 becomes 4-bit port 2X (P2X) and 4-bit port 2Y (P2Y).

Note the numbering on the printed circuit board near the switches: 76543210. These numbers designate the position the switch will occupy on the PORT SOCKET (S2) or data bus (S1). For example, S2 switch 0 corresponds to PORT SOCKET connection S0. The switches themselves may have additional numbering: 87654321. These numbers still correspond to conventional positioning, i.e., least significant bit to the right. To select a logic 1, move the rocker toward "OPEN" and for a logic 0, move it toward the number.

#### Port Socket

The Port Socket is located just above the Logic Indicators. It consists of 33 vertical rows of connectors to give you access to power, LEDs, and switches. It allows the jumpering required to establish addresses for Ports 1 and 2. The socket can be divided into four sections:

- 1. Supply
- 2. Step
- 3. Output Ports 1 & 2
- 4. Input Ports 1 & 2

These sections correspond to the organization of the socket from left to right. Before you ready any further, examine the label on the socket and shown in Figure 1-6 below.




Figure 1-6. Port Socket Label

The Supply section provides access to the MT-80Z internal +5V power supply and ground for powering interface circuits. These circuits could be mounted on the large breadboarding socket (SK-10) mounted above the Port Socket. The connection marked STD +5 is connected directly to pins 1 and 2 of the STD bus edge connector socket. This gives you the option of providing +5V power to the STD bus from the MT-80Z power supply by jumpering to +5V.

The two connections in the Step section are CYCLE and WAIT. They must be jumpered together before the SINGLE CYCLE feature will function. Without the jumper, you could supply a WAIT input to the Z80 from some external circuit.

OUTPUT Ports 1 & 2 provide connections to control the Port 1 and 2 Logic Indicators. Their functions are outlined below:

- 1. L7-L0: Inputs to the Port 2 LEDs. These inputs are buffered and latched by chips U15 and U16.
- 2. OUT FD, OUT FE, OUT FF: These connections are outputs from the Decoder section. They are used to establish the addresses of the Port 1 and Port 2 displays. Also, they can be used with other interface circuitry.

- 3. Pl CL: This is the symbol for Port 1 Clock. The term clock is used here to signify an enabling pulse for the Port 1 latch chip. This connection is an input.
- 4. P2X CL, P2Y CL: These are the symbols for Port 2X Clock and Port 2Y Clock. Remember that Port 2 can be split into sections X and Y. This is allowed by having two separate inputs for the port latches.

Input Ports 1 & 2 are very similar in operation to the output ports described above. The major difference is that switch outputs are provided instead of display inputs. Here are the functions:


- 1. S7-S0: Outputs from DIP switch S2, Port 2. The voltage levels at these connections will be +5V or ground depending on switch positions. Remember that S1 switches are already interfaced to the data bus.
- 2. IN FD, IN FE, IN FF: These outputs from the Decoder section are used to establish addresses for the Port 1 and 2 switches and other interface circuits. Note that IN FF is active-low and should be used with Port 1.
- 3. P2X EN, P2Y EN, P1 EN: These are the ENABLE inputs for the tristate buffers that interface the switches to the data bus or S7-S0. Note that one of them, PORT 1 ENABLE, is active-low. It will be most convenient to "map" this port at address FF using the active-low IN FF.

#### Bus Socket

The Bus Socket is the long, narrow white socket located above the SK-10 breadboarding socket. All but two of the connections shown on the label are wired directly to the STD BUS edge connector. The +12V and -12V connections are used to provide these voltages to the STD bus AUX +V and AUX -V. The 12V source comes from the Supply section when the optional +/ - power adapter is used. Jumpers are used to make the appropriate connections.

There are three main groups of connections on the Bus Socket. Access to these bus groups is necessary to interface other components to the MT-80Z.

- 1. Al5-A0: The computer address bus.
- 2. D7-D0: The computer data bus.
- 3. SY RST to REFRESH: The computer control bus.



#### Figure 1-7. Bus Socket Label

#### Tape Recorder Interface - EAR, MIC

There are two miniature phone jacks located at the top right corner of the MT-80Z. These jacks, marked EAR and MIC are connected to a cassette tape recorder so that you may save and load programs. By using the LOAD and DUMP keys on the keypad, the binary information stored in memory is converted to tones that may be recorded or played back. This feature is a time saver that can prevent you from having to reload programs using the keypad. Most programs load in a short time. In fact, an entire 2K of memory can be saved or loaded in 2 MIN and 14 SEC.

To make the connection to your tape recorder, plug in cables from EAR on the MT-80Z to the earphone output on the recorder and from MIC on the MT-80Z to the microphone input on the recorder. Cables suitable for this purpose require miniature phone plugs at one end, and plugs suitable for connecting to your cassette recorder at the other end. Typically, such cables are readily available at Radio Shack or hi-fi equipment stores. An experiment in Chapter 2 provides detailed experience with this feature.

# Power Connector

Next to the tape recorder jacks, there is a special connector for +5V power. This is where you plug in the A.C. wall mount adapter supplied with the MT-80Z. Be sure to use only the supplied adapter as it has been specially designed for the heavy duty requirements of the computer. The MT-80Z has no ON-OFF power switch. As soon as you plug in the adapter the computer is powered up and running.

#### Speaker and TONE LED

The small loudspeaker and green TONE LED are located to the right of the 7-segment displays. Both of these are interfaced to the Z80 bus through use of the 8255 Programable Peripheral Interface chip. This is the large, 40-pin chip near the TONE LED. To make the speaker work, a program is written that uses time delays to form an audio frequency square wave. By adjustment of the program, various tone frequencies can be produced. The TONE LED is connected so that it operates along with the speaker.

The speaker "beeps" each time you press one of the keys on the keypad. This annunciator tone provides some aural feedback to indicate that the key press actually made contact. In the experiments you will learn how to change the "beep" duration and frequency or even eliminate it.

When you use the audio tape feature, the MT-80Z speaker makes the data recording or playback audible. This makes it possible for you to confirm that cassette data is playing back at an appropriate level for the computer.

# HA

#### HALT LED

The red HALT LED located just below the TONE LED indicates when the Z80 is in a HALT state. After executing a HALT instruction, the Z80 outputs a HALT signal which lights the LED. When halted the Z80 stops fetching and executing further instructions.

The visual indication provided by the HALT LED is useful when you need to know when the HALT in your program has been executed. Your programs could have a "bug" that causes the computer to appear hung up and unresponsive. By placing a HALT instruction at strategic locations in your program, you can find out how much of the program executes normally.

#### Memory

The MT-80Z uses a combination of ROM(Read Only Memory) and read/write memory referred to as RAM. RAM (Random Access Memory) is volatile. This means that when power is turned off, the stored information is lost. When you use the keys to store a program or data, the information is being stored in RAM. The ROM retains its memory regardless of whether the power is on or off.

The memory chips used in the MT-80Z are marked U6, U7 and U8. Socket U7 may be empty. It is there if you want to expand the memory capacity. U6 is an EPROM (Eraseable-Programmable Read Only Memory) that permanently stores all the operating software (programs) that the MT-80Z requires. This software is

generally called the Monitor Program or System Monitor. This rather large program (2K) has as its major task, interpreting key depressions and providing appropriate data to the 7-segment displays. The Monitor contains many small subroutines that you can call from the programs you write. For example, if you would like the speaker to beep at certain points in your program or set up a special display, the Monitor subroutines can make your programming job much easier.

The details of memory expansion and the Monitor program listing are beyond the scope of this Chapter. Please consult the Technical Appendices 6(Memory Expansion) and 8(Monitor Source Listing) for this information. The MEM-80, Full Memory Expansion Package, E & L Instruments P/N 200-8020 is available from E &L for expanding the memory of your MT-80Z.

The technique used to help you gain a mental picture of computer memory allocation is called a Memory Map. The map in Figure 1-8 shows how the MT-80Z memory is allocated. The programs you write and store in memory are located some-where between 1800 and 1FFF. AN IMPORTANT NOTE: Even though the Monitor is located in EPROM (0000-07FF), it still requires some RAM for stack and "scratch pad" use. You should avoid using the area shown on the map starting at 1F9F and ending at 1FF3. The Monitor automatically sets the user stack pointer at 1F9F. Any time you use PUSH, POP, CALL, RET, and interrupts, the stack memory area is affected.




Figure 1-8. MT-80Z Memory Map

#### 8255 PPI

The 8255 PPI(Programmable Peripheral Interface) is U14, the large 40-pin chip located above the 7-segment display. This parallel I/O chip can provide three separate 8-bit I/O ports, 2 ports with "handshaking" or a single 8-bit bidirectional port. The various modes are programmable, making this one of the more versatile I/O chips currently available.

The 8255 is committed to the task of keyboard input and display output. Other uses are the Speaker and TONE LED, Tape Recorder I/O, and the USER key on the keypad. The Chapter 3 experiment on the USER key gives you the opportunity to write and test the software required to operate the PPI.

If you wish to expand the I/O capabilities of the MT-80Z, you can add the Zilog PIO (Parallel Input/Output) and CTC (Counter/Timer Circuit) chips. A description of the 8255 can be found in Technical Appendix 7. I/O expansion details can be found in the MIO-80, CTC/PIO Expansion Package for the MT-80Z, E & L Instruments P/N 200-8030.

As it does for memory organization, mapping helps to give a clear picture of how the port numbers (I/O addresses) are allocated. Figure 1-9 shows a map of the ports. Remember that the Port 1 and 2 Logic Indicators and Switches are mapped by the jumpers inserted into the Port Socket. The 8255 PPI, PIO and CTC are already wired to fixed I/O addresses. In the programs that you write, try to avoid using these fixed addresses.

# Port Number

PPI PORT A	00	
PPI PORT B	01	
PPI PORT C	02	
PPI CONTROL	03	
UNUSED		
стсо	40	
CTC1	41	
CTC2	42	٠
СТСЗ	43	
UNUSED		,
PIO A DATA	80	
PIO B DATA	81	
PIO A CONTROL	82	
PIO B CONTROL	83	
UNUSED		
USER	FD	
USER	FE	PORT
USER	FF	SOCKET
	_ <del></del>	1

.Figure 1-9. MT-80Z Port Map

## Address/Data 7-Segment LED Display

The Address/Data display consists of six 7-segment displays covered with a red filter. They are located just above the keypad for easy viewing. In addition to memory addresses and contents, the display provides a prompting message, a sign-on message and a warning message. The displays are grouped into a 4-character address field and 2-character data field as shown below:



ADDRESS FIELD

DATA FIELD

Figure 1-10. 7-Segment Display Format

Numbers are displayed in hexadecimal form. This is a compact method of representing a binary number which is easy to convert. A conversion table can be found in Appendix 1. The MT-80Z address consists of 16 bits which require 4 hex digits: 0000-FFFF. The data bus is 8-bits (1 byte) and requires two digits: 00-FF. The use of address/data and other displays will be explained in the experiments.

The 7-segment display is designed to show the digits 0-9. By careful use of the segments (and a little imagination), many other characters can be represented. A diagram on the bottom of Page 4 in Appendix 7 lists some of the characters the MT-80Z can display in 7-segment form. Figure 1-11 shows some of the more common characters you will use.

The displays are controlled by the Monitor program. Each segment is individually software controllable so that you may write a program that can display any combination of segments and decimal points. Technical Appendix 7 provides detailed information on how the PIA is used to light various segments.




Figure 1-12. MT-80Z Keypad

# Keypad

The keypad consists of 36 pushbutton keys arranged in logical groups. The general categories of keypad functions are listed below:

- 1. Input programs
- 2. Display memory and all Z80 register contents
- 3. Preset any Z80 register
- 4. Run programs
- 5. Set and clear program breakpoints
- **6.** Edit memory contents
- 7. Move blocks of data from one part of memory to another
- 8. Single step by instruction
- 9. Calculate relative addresses for the Z80 instructions JR and DJNZ
- 10. Load and store memory contents on tape
- 11. Halt program execution
- 12. Interrupt the Z80
- 13. Utilize a user-definable key
- 14. Reset the computer

This User Manual provides information about the keypad on four levels of increasing detail. The first and most condensed level is the Keyboard Quick Reference List located in Appendix 2. The current chapter(Chapter 1) decribes the basic function of keys and their purpose. Using the Chapter 3 experiments, you can learn the keypad functions in depth by actual use. The Technical Appendices provide the ultimate level of detail. This is the information that reveals a computer's innermost secrets.

The keypad is organized into three logical groups of keys. They are the Interrupt Group Keys, the Data/Register/Flags Group Keys, and the Function Group Keys. What follows is a functional description of the keys in each of these groups.

# 1. Interrupt Group Keys -- RESET, BREAK, INTER

- a. supplies a system reset to the microprocessor. This causes the Z80 to stop executing a program or HALT state and begin fetching and executing instructions that start at address 0000: the starting address of the Monitor program. The MT-80Z is initialized just as it is at power-up and will display READY on the 7-segment display. Pressing this key will not erase your program. It can, however, change your stack pointer and write some data at the high end of RAM (see Memory Map).
- b. BREAK: The BREAK key allows you to stop a program to examine registers and memory contents. Also, you can make changes to registers and memory and then restart the program from the point of interruption. It is an input to the Z80 NMI, Non-Maskable Interrupt. This is the equivalent to a CALL 0066. BREAK causes the MT-80Z to begin executing instructions at address 0066 in the Monitor program. If you press the key during execution of a program, the following happens:
  - O The Z80 finishes the current instruction and stops executing your program.
  - O The address display indicates the Program Counter contents at the time of program interruption.
  - The data display indicates the memory contents at the displayed address.
  - All Z-80 register contents are saved.
  - A check is made to see if your stack pointer is out of system stack area.

You cannot use the BREAK key to interrupt the Monitor. If you do, the warning SYS-SP occurs. The MT-80Z issues the SYS-SP warning when your program attempts to use the system stack area 1F9F to 1FAE. The user stack area begins at address 1F9E(See the MT-80Z Memory Map). If the MT-80Z is NOT running your program it is running the Monitor program and the stack pointer should be in the system stack area. The BREAK function "assumes" you are BREAKing a user program and always tests the stack pointer to be sure that it is 1F9E or lower. If BREAK is pushed when the Monitor is running, the stack pointer will be above 1F9E and cause the warning message.

c. INTER causes an execution of the lowest level of interrupt if certain conditions are met. INTER is connected directly to the INT pin of the Z-80. This is the Maskable Interrupt which, if enabled (unmasked), will cause a RST 38 to execute.

Here is what happens when you press INTER:

- STEP 1: The Z80 begins fetching and executing instructions at Monitor Location 0038.
- The Monitor routine at address 0038 uses the contents of RAM address lFEE and lFEF to form an address. This address is called a vector. When the MT-80Z is powered-up, the Monitor stores the data 66 at lFEE and 00 at lFEF. This would form the vector address 0066. This is also the interrupt address for the NMI BREAK key.
- STEP 3: The MT-80Z begins executing instructions at the address formed by 1FEE and 1FEF.

The INTER interrupt may be enabled and its vector address set using the keyboard or instructions in your program. This enables you to set up maskable interrupt service software that is invoked by pushing INTER.

2. Data/Register/Flag Group Keys -- 0, 1, 2, 3, 4, 5, 6, 7, 8,
9, A, B, C, D, E, F, AF, BC, DE, HL, AF', BC', DE', HL', IX,
IY, SP, I IF, SZ H, PNC, SZ H', PNC', REG

The keys in this section are all dual purpose except for the REG key. When the numeric keys are used to type in hexadecimal numbers such as addresses and data, the key top indicates which key to use. When the REG key is pushed, the keys are reassigned to the job of viewing register contents and flags and the label above the key on the keyboard indicates which key to use.

- 3. Function Group Keys -- ADDR, DATA, PREV, NEXT, RELA, INSERT, DELETE, COPY, SET BRK PT, CLR BRK PT, LOAD, DUMP, PC, STEP, GO, USER.
  - ADDR, DATA, PREV and NEXT are the function keys used to enter and edit programs, examine memory contents, and modify registers.
    - (1) ADDR This key signals that a memory address is to be input next. The 7-segment display shows memory address and data.
    - (2) <u>DATA</u> This key signals that data for memory or registers is to be input next. It is normally pressed after the ADDR key. DATA is also used after the REG key to modify registers and flags.
    - PREV This key causes the displayed address to decrement to the previous address. The data display is updated each time the address is changed to reflect the contents of memory or registers at the new address. This key is used in the REG mode to back up to the previous register or flag displayed.
    - (4) NEXT This key causes the displayed address to increment to the next address. The data display is updated each time the address is changed to reflect the contents of memory or registers at the new address. NEXT is used in the REG mode to advance to the next register or flag group displayed.
  - b. RELA provides valuable assistance when you write Z80 programs using JR (Jump Relative) and DJNZ (Decrement and Jump No Zero) instructions. These extremely powerful instructions consist of two bytes. The first byte is the operation code and the second is called a relative address. A relative address points to a location in memory by referring to its own location. The relative address must be a signed 2's complement number in the range +127 (7F Hex) to -128(80 Hex). When either the JR or the DJNZ instruction is executed, the address that it needs is formed by adding the relative address in the instruction to the instruction's own location in Thus, the address formed is "relative" to memory. the instruction occurs in memory. wherever hand assembling 280 programs, relative address calculation is a very difficult and error prone task.

The RELA key will calculate the relative address and store it in memory following the JR or DJNZ operation code. The only restrictions on the use of this key is that address calculation must be within MT-80Z RAM and not exceed +127 or -128.

c. INSERT and DELETE are program editing keys that make it easy for you to modify programs. One of the most frustrating errors in computing is to enter a long program and discover that an instruction was omitted by mistake. INSERT allows you to insert instructions or data into an already stored program. It does this by inserting at a specified address and moving up all the subsequent memory contents to the next highest address. DELETE works in the opposite fashion by removing one byte and "closing in" all the remaining memory contents to the next low address.

The range of memory operated upon by INSERT and DELETE is 1800 to 1DFF. In fact, anytime these keys are used the ENTIRE contents of this 1,535 byte address range is affected. For every DELETE key use, an 00 is stored in a high address starting with 1DFF. If you started at 1800 and pushed the DELETE enough times, the entire range of memory would be filled with zeros. INSERT pushes memory contents beyond 1DFF into outer space and they will be lost.

- d. COPY allows you to "block move" large groups of memory contents from one address block to another. Such a move only copies memory and leaves the original source intact. This function comes in handy when you want to reuse part of your program's memory without losing a program. Using COPY, the program can be copied to a different area of memory, allowing you to enter new data and instructions in the area it previously occupied.
- The SET BRK PT (Set Break Point) and CLR BRK PT e. (Clear Break Point) keys provide a powerful software debugging tool. Breakpointing allows you to execute a program one segment at a time. If a program fails to execute properly, it is often difficult to determine which segment is working properly and which segment is By setting break points at strategic you can execute a program segment by failing. locations, segment, observing register contents and flags in between segments and using this information to identify program faults.

f. LOAD and DUMP functions provide a means for using an audio cassette tape recorder to store and playback data or memory contents. Any block of memory can be named as a data file and the DUMP function transmits it serially to the record input of the tape recorder. Many files may be stored on a single cassette. When retrieval of the file becomes necessary, the LOAD function will ask for the file name and bring it in from cassette to memory.

Before using these functions, you must provide your own cassette recorder and cables. Suitable cables are available at Radio Shack and hi-fi stores. The EAR and MIC jack on the MT-80Z must be connected to the earphone output and microphone input of the recorder. The volume control of the recorder should be set to maximum.

g. PC allows you to set the user program counter register. The program counter is a 16-bit register that contains the address of the next instructions to be executed. When the MT-80Z is powered up, or RESET, one of the initializing procedures is to set the user's program counter to the lowest RAM address or 1800. It is assumed that you will enter your programs at starting address 1800. If you wish to start execution of your programs at another address, use the PC key to enter the new address.

The PC key is used mainly in conjunction with the GO key. For example, a program starting address is set using PC and then GO is pushed to start program execution.

h. GO is used either to start program execution at an address in the user program counter or to start the execution of certain keyboard functions.

In order to use the GO key, it is first necessary to have a valid address showing on the address/data display. The two main methods for doing this are: (1) ADDR key operation and (2) PC key operation. After the required address is properly displayed, a push of the GO key starts your program running.

If program execution is stopped with the BREAK key, you can resume by pushing GO. If you are using STEP to single step your program, GO can be used to start full speed execution.

i. STEP is similar to GO except that it executes only a single instruction for each key press. You can use ADDR or PC keys to establish the starting address for single stepping. The STEP function should not be confused with the hardware SINGLE CYCLE feature.

The STEP function is a powerful debugging tool which allows you to follow the "flow" of a program and discover where problems exist. The ability to view registers in between instructions will help you to understand how the Z80 microprocessor works.

If your program affects the Stack Pointer register so that it points to the system stack area (1FAF-1F9E), STEP will cause the warning SYS-SP on the address/data display. If the Stack Pointer is changed by your program to non-existent RAM, the warning Err-SP will be displayed.

j. The <u>USER</u> key is connected directly to pin 38 of the 8255 PPI chip. The 8255 is the large 40-pin chip located above the address/data display. On the 8255, pin 38 is bit 6 of port A. The MT-80Z has Port A mapped at I/O address 00.

In order to use the USER key, it is necessary to write a program that will input port 00 to the Z80 accumulator and test bit 6. If USER was not pressed during the input instruction, bit 6 will be a 1, otherwise it will be 0.

USER is a user-defineable key. With proper software, it can allow you to create a new function not presently available on the MT-80Z keypad.

#### PIO, CTC Expansion

The MT-80Z can be expanded to include two Z80 support chips: a PIO, Parallel I/O interface and a CTC, Counter Timer Circuit. They can be mounted in the space above the 7-segment display. The addition of these chips provides the following increased functions:

- 1. PIO Two 8-bit I/O ports or one 8-bit bidirectional I/O port.
  - 2. CTC Four event counters or interval timers.

Connection to these functions is made using the 40-pin PIO CTC I/O BUS located next to the PIO socket area. The MIO-80, CTC/PIO Expansion Package for adding these chips is available from E & L Instruments, as E & L Part Number 200-8030.

Stari

#### CHAPTER 2

#### GETTING STARTED WITH THE MT-802

#### Introduction

In this chapter, you are given detailed procedures for using the MT-80Z to perform some of the most used functions. These procedures will help you get acquainted with the general features of the MT-80Z and provide a starting place for learning to operate the computer. You will need an MT-80Z, the wall-mount adapter power unit supplied with the MT-80Z and, if possible, an audio cassette tape recorder. Even if a recorder is not available, you can still accomplish almost all of the objectives of this chapter of the User Manual.

#### **Objectives**

After successful completion of the activities in this chapter, you will be able to do the following:

- 1. Apply D.C. power to the FOX using the wall-mount adapter.
- 2. Enter and verify a Z80 program.
- 3. Use the REG function to modify a Z80 register pair.
- 4. Run a program.
- 5. Understand and use the following keys: ADDR, DATA, PREV, NEXT, RESET, PC and GO.
- 6. Use a cassette tape recorder and the DUMP and LOAD keys to save and load a program.

#### Power Up

Remove the top lid of the MT-80Z and set it up in front of you. There are many exposed electrical connections on the front panel of the computer. None of the voltages are high enough to cause electrical shock. However, if you use some conducting devices such as metallic pens, jewelry, tools or other lab equipment, take necessary precautions to avoid shorting the exposed electrical connections.

Locate the wall-mount adapter power unit supplied with the MT-802. Plug the connector into the POWER jack located in the top right corner. Now plug the adapter into a wall outlet. You should see the power up display scrolling to the left on the address/data display LEDs.

You will have the following display:

# FEAH Y

The MT-80Z is now "ready" for operation.

#### Your First Program

The program used in the following example will cause a 2kHz tone from the speaker. By proper use of the keypad functions, you will enter the program and then set the length of the tone.

Here is the program:

MEMORY ADDRESS	INSTRUCTION CODE	MNEMONIC	COMMENTS
1800	CD	CALL	CALL subroutine TONE2K
1801 1802	E2 05	LO ADR HI ADR	which expects HL to contain tone duration
1802	76	HALT	then halt.

The subroutine TONE2K is located in EPROM at address 05E2. It causes the speaker to beep at a 2kHz rate for a number of periods determined by the contents of register pair HL. The main use of this tone is for recording data on the audio cassette tape. We are going to "borrow" it for a short while for a different purpose.

Let's load the program and HL register pair. The keys used are ADDR, DATA, NEXT, PREV, REG and number/register keys.

- Push ADDR. The speaker should beep (lkHz) indicating a key-press. The address/data display should light the decimal points (D.P.'s), in the address field indicating that an address may be keyed in. This is called the "address input mode".
- Push number keys 1800. This is the address of the first byte of the program. The display will show 1800 in the address field. Our data field was F5, your data field could be different because the data is undefined at this time.



- STEP 3: Push DATA. The D.P.'s should shift to the data field indicating that data may be keyed in. This is called the "data input mode".
- STEP 4: Enter the first byte of the program by pushing
  keys C and D. The display should look like this:



Push NEXT to enter the next byte of the program. The address will increment to 1801. Note that the D.P.'s still indicate that you are in the data input mode.



STEP 6: Enter the second byte, E2. The display now
appears:



STEP 7: In similar fashion, i.e., pushing NEXT, then entering data, load the rest of the program. The displays for the remaining bytes are shown below:



- STEP 8: In this step you will use the PREV key to view the previous memory contents. PREV is opposite in function to NEXT. Push the PREV key. You should see the previous address and memory contents: Continue with the PREV key until you are back to address 1800. By use of PREV and NEXT, you can verify memory contents to make sure that your program is correctly loaded. If you see the wrong memory contents on the data display, make sure you are in the DATA input mode and key in the correct byte.
- STEP 9: The program is now loaded. Before running the program, it is necessary to set register pair HL. Start by pushing REG. The display shows:

### - - -

indicating that you may examine or change a register's contents, the "register view/alter mode". Now push the HL key. It has a 3 on top of the key and the letters HL above it. Don't use HL'. The data field now display HL and the address field, the current HL contents. No D.P.'s are lit.

STEP 10: Push DATA. The D.P.'s indicate the register that is in the alter mode. In this case, it is the L register. Our display looked like this, but yours may be different:

## FdF.d. HL

Now press the 0 key. Note that both digits with D.P.'s changed to zero even though you pressed only a single key. The entire 8 bits of the L register are now zero.

STEP 11: Push NEXT. Did you see the D.P.'s shift to the left? Press the 4 key. H now contains a 04. The HL register pair now contains 0400 as shown by the display:



The PREV key also works in the register view/alter mode. Go ahead and push PREV. The results should be opposite that of the NEXT key. The D.P.'s should be shifted to the right. You could change L to something else now if you wanted to.

Now that the program and registers are loaded, it's time to run the program and see (hear) the results. For this procedure, the PC, GO and RESET keys are used.

STEP 13: Push PC. The display should indicate:



or a program counter value of 1800. This is the starting address of the program. Try pressing the ADDR and DATA keys alternately. You should see the D.P.'s moving back and forth from the address field to the data field.

Push GO. You should hear the key press tone, then a longer 2kHz tone. The display will be blank and the HALT LED lit. The Z80 HALT condition was caused by the last instruction of the program. A "HALT"ed Z80 cannot provide segment and digit outputs for the display or read the function keys. Try pressing some of the function keys. The MT-80Z appears to be inoperative. One key will bring it back to life: RESET.

700

Push RESET. What happens? You should see the familiar power on "rEAdy" display and the HALT LED off. The RESET key is directly wired to the Z80 and cannot be ignored by the HALT condition. The MT-80Z is now under control of the Monitor program and is waiting for you to press a key. Press PC, GO and RESET a few more times to get some practice running a program.

### Some Experimentation

Let's try a few different values of HL and observe changes in the tone duration. With your program still in memory, use the REG key to change HL to 1000. Use the same procedure shown in Steps 8, 9 and 10 for making the change. Run the program. How long is the tone? We clocked it about two seconds.

Now try HL=2000. The tone should be about four seconds. Here is a hexadecimal arithmetic problem for you. The displayed HL data is a hexadecimal number. If 1000 causes a 2 second tone, what HL contents will cause a 1 second tone? Try your calculation by entering the HL value and running the program. A chart follows which gives some HL values with the corresponding time for the tone duration.

HL VALUE	TIME	(approx.)
0400	•5	seconds
0800	1	second
1000	2	seconds
2000	4	seconds
0000	15	seconds

Note that the smallest number (0000) gives the longest time. The subroutine TONE2K actually "counts down" or decrements the HL register pair to determine tone duration. When the value 0000 is decremented once, the following result is obtained:

$$-\frac{1}{FFFF}$$

The resulting high number, FFFF, causes the long duration.

Before you leave this section, try the values in the table above and then some of your own.

### Using the Tape Recorder

What you will need for this section is the MT-80Z, a standard audio cassette tape recorder, blank cassette and at least one cable fitted with a miniature phone plug at one end and, at the other end, a connector that will mate to the cassette recorder MIC input and SPEAKER output. It is very likely that a cable with a miniature phone plug on each end will suffice.

The steps that follow outline the procedure for storing (DUMP) and loading (LOAD) a program on audio cassette tape. It is assumed that you still have in memory the program listed at the beginning of this chapter. If not, refer to Steps 1 through 7 and load the program.

- STEP 1: Connect an audio cable from the tape recorder MIC input to the MT-80Z MIC jack located at the top right corner.
- Install a cassette tape in the recorder and advance the tape BEYOND THE LEADER. Leaderless tape cassettes are available and are especially designed for audio cassette tape computer data storage. Use a good quality of tape if you want to reduce the likelihood of errors in your stored programs. Most general purpose tapes have varying amounts of leader. If the recorder has a counter, push the counter reset button so that all zeros are showing.
- Push DUMP. The data display indicates "-F" which is how the FOX asks you the file name for the data to be recorded on tape.
- The file name can be any 4-digit hexadecimal number from 0000 to FFFF. Let's use BEEF; a hex number that is also a word. Using the number keys, enter the file name BEEF. The display should look like this:

B.E.F. - F

STEP 5: Push NEXT. The "-S" in the data display is for starting address. Our program starts at address 1800, so enter: 1800

### 1800 - 5

Push NEXT. The last question the FOX asks is the ending address ("-E") of the block of memory to be stored on tape. Our program ends at address 1803. Enter 1803 to get the following display:

### 1803 - E

STEP 7: Your input to the tape DUMP function has established the following:

- a) File name -- BEEF
- b) Starting address -- 1800
- c) Ending address -- 1803
- STEP 8: Start the tape recorder in the RECORD mode and after the tape is rolling, push GO. If your tape recorder has an adjustable record level, you may have to experiment a few times to make a proper recording. Most cassette recorders have an automatic level control.
- STEP 9: You will hear some tones from the speaker. After the tones stop and the display shows:



Stop the recorder. If all has gone well, the file, BEEF, has been saved on tape.

- STEP 10: Let's test the recording. Rewind the tape to the starting place or 000 if you have a counter. Now change the cable from MIC to EAR on both recorder and computer.
- STEP 11: Push LOAD. The MT-80Z now asks for the file name:

B.E.E.F. - F

indicates that the MT-80Z retained the file name from the last DUMP operation. The D.P.'s indicate a file name input mode. BEEF is the correct file name, so no change is necessary.

- Push GO and start the tape recorder in the play mode. The display will change indicating each stage of the tape LOAD process.
  - o First process: wait for the "mark" tone

o. Second process: file name found

BEEF -F

o, Third process: loading file

o Fourth process: file loaded correctly

# 1803 7.6.

If your results for the last few steps are not the same as those given, you may be experiencing some tape problems. Here are a few facts that may help you track down some possible problems.

- a. Incorrect record level control. Automatic record level control, sometimes called ALC is ideal for computer use. The small, inexpensive cassette recorder usually has this feature.
- b. Playback volume must be nearly maximum.
- speaker, they are being properly received at the EAR COUPLED TO THE SPEAKER.
- d. Watch out for tape leader!

If your results match those of Step 12 above, you probably have a good recording. The real test is to temporarily remove power from the MT-80Z to "lose" the program from the volatile RAM. Then with power connected, repeat steps 10 through 12 to LOAD the program from tape. This time, you will have to enter the running the program.

### CHAPTER 3 EXPERIMENTS

#### Introduction

This chapter contains 13 experiments designed to give you hands-on experience with the MT-80Z. The previous chapter started you off with some general functions. The experiments in this chapter cover the remaining keyboard functions, I/O ports and SINGLE CYCLE operation.

Most of the experiments require only the MT-80Z and the wall-mount adapter power supply. Some of the experiments require a length of #22 or #24 solid hook-up wire. Prior to starting each experiment, be sure to read the section in Chapter 1 that describes the keys or functions used.

### Experiment List

- 1. REG key viewing and changing Z80 registers and flags
- 2. INSERT and DELETE keys program editing
- 3. COPY key block transfer of memory contents
- 4. RELA key relative address calculation for DJNZ and JR
- 5. STEP key single instruction stepping
- 6. BRK PT keys setting and clearing break points for program debugging
- 7. BREAK key stopping and restarting a program without losing registers and stack
- 8. INTER key maskable interrupts
- 9. USER key defining your own keyboard function
- 10. Speaker and TONE LED sound from the MT-80Z
- 11. Logic Indicators Port 1 and 2 LED displays, PORT and BUS SOCKETS
- 12. Logic Switches Port 1 and 2 logic switches and the PORT and BUS SOCKETS
- 13. SINGLE CYCLE operation single stepping by machine cycle and data bus monitoring

### <u>Objectives</u>

After successful completion of the experiments in this chapter you will be able to do the following:

- 1. Understand and use the following keys: REG, INSERT, DELETE, COPY, RELA, STEP, SET BRK PT, CLR BRK PT, BREAK, INTER, USER, CYCLE-RUN (S3) and PB1, the single cycle stepping switch.
- 2. Use the PORT and BUS SOCKETS to connect an I/O device to the MT-80Z.
- 3. Use the PORT LEDs and logic switches (S1 and S2) to perform I/O operations.
- 4. Use the SINGLE CYCLE switches to step a program and monitor the results of each cycle on the PORT 1 LEDs.

#### EXPERIMENT 1 - REG KEY

The purpose of this experiment is to help you learn how to use the REG function to observe or modify any of the MT-80Z registers or flags.

This function can be used when you want to do any of the following:

- 1. Set the value of any register prior to running a program.
- 2. Set or clear any of the flags prior to running a program.
- 3. Observe the results in the registers after a program has been run.
- 4. Observe the flags after running arithmetic or logical instructions.
- 5. Monitor flag and register results between instructions while single stepping using the STEP key.
  - STEP 1: Apply power and press the REG key. The rEg- indicates that all the number keys are now register and flag keys.
  - STEP 2: Select AF by pushing the AF key. Now, you will see the letters AF in the data display and the register pair (accumulator and flags) contents are shown in the address field. These two steps are used when you wish to view register pair contents.
  - STEP 3: Let's look at the rest of the registers. Push BC, DE, HL. What happens in the data display? Now push AF'. This is the first of the alternate set of Z80 registers. Look closely at the data display. You will see a decimal point (D.P.) indicating the "prime" or alternate AF.

STEP 4: Look at the rest of the alternate register set: BC', DE' and HL'. There will be a D.P. indication on all these.



STEP 5: Now select IX. It is difficult to make an X using the seven segment display. Here is how the MT-80Z does it:

FdFd 1+

STEP 6: Push IY. It's easier to display a Y isn't it? Now push SP.

The stack pointer (SP) has been set by the monitor at power-up
to the address displayed.

IF 9F 5P

STEP 7: Push I-IF. The display format is shown below:



The left two digits display the Z80 I register. This register is used for certain MODE 2 interrupts to form the high 8 bits of the interrupt vector address. The right-hand digit (least significant digit) of the address display shows the status of interrupt flip-flop IFF2. This is an interrupt mask. When it is 0, maskable interrupts are enabled. The display shown above indicates interrupt vector high address 00 and interrupts disabled. Anytime you apply power or push RESET, the Monitor program establishes this condition.

STEP 8: Push SZ\*H. This is the first of the flag keys. The display shows the four high order bits of the flag register. From left to right: They are: Sign, Zero, Unused bit, Half carry.

### 1111FH

The data display shows FH for "Flag High". The "ones" indicate that the S', Z and H flags are set. The flag display is binary. Now press • PNC. What do you see?

The FL or "flag low" display format is (left to right) unused bit, parity, N (subtract flag) and carry.

STEP 9: Push SZ•H'. What is different about the data display?

The D.P. in the data display indicates the alternate flag set.

1111 FH

Now try • PNC'. Again, the D.P. indicates the alternate flag set.

STEP 10: The DATA key is used to modify a register. Let's modify the F register of register pair AF and check the flags to see if they change. Push AF then DATA. What do you see?

The D.P.s indicate the F register is in the modify mode. The data/register keys are now used to enter data. Push the O key. What did you observe?

The <u>entire</u> F register is now "zeroed" with only one press of the **O** key. The leading zero is automatically entered. Now, check flags SZ·H and ·PNC to verify the zero state of the flags. Do this by pushing REG then SZ·H and ·PNC keys. Does the FH and FL display agree with the change made in the F register?

Both FH and FL should indicate all zeros.

STEP 11: How can you modify the entire register and flag set?

By use of NEXT (and PREV), you can easily step through the registers and modify contents. Start with AF and change every register to 00. Push REG, AF and DATA. Push 0 to change the F register. Push NEXT. Did you see the D.P.s shift?

Push O and NEXT again. What did you observe?

The next register pair in line is BC. The D.P.s indicate the C register is ready for modification. Continue with O and NEXT until you have completed I·IF. It is not necessary to zero the flags. Do you know why?

The flags were zeroed when AF and AF' were modified. Check them by using NEXT.

STEP 12: Continue to check each register pair by pushing NEXT. Are they all zero?

All registers should display zeros.

STEP 13: Push RESET. Check the SP register. Is it still zero?

Whenever RESET is pushed, the monitor program automatically resets the SP to 1F9F. Check the other registers. What do you find?

All the other registers should be zero.

#### EXPERIMENT 2 - INSERT AND DELETE KEYS

The purpose of this experiment is to help you learn how to use INSERT and DELETE to change memory contents. You can use these keys to insert added instructions or delete unwanted instructions from your programs. These keys will save considerable time when you need to modify a long program.

STEP 1: Enter the following test data into memory. This list of numbers is not a program. The numbers will make it easy to recognize the inserting and deleting operations.

DATA
11
22
33
44
55
66
77
88
99
AA

In the steps that follow, you will insert the number FF at address 1804 and "push" the remaining numbers to the next highest address. The result of the operation should look like this:

<u>ADDRESS</u>	DATA	
1800	11	
1801	22	
1802	<b>33</b>	
1803	44	
1804	FF ←	inserted
1805	55	
1806	66	
1807	77	
1808	88	
1809	99	
180A	→ AA	

- STEP 2: Use ADDR and select address 1803. This address <u>precedes</u> the address to be inserted. The INSERT function moves up to the insert address.
- STEP 3: With address 1803 displayed, push INSERT. What do you observe?

Address 1804 is displayed with contents set to 00. What do the D.P.s indicate?

The MT-80Z is ready for the new data. It has already moved the test data from 1804-1809 to 1805-180A. A 00 has been inserted at address 1804.

STEP 4: Enter the FF. The inserted 00 has been changed to FF. This completes the insert operation. What would happen if the FF was not entered?


The test data would show a 00 had been inserted.

STEP 5: Use ADDR and NEXT to verify the insert operation. What do you find?

Your check of address 1800-180A should match the table above.

STEP 6: How would you insert a DB at address 1800?


The procedure is to select the previous address 17FF, use INSERT to move up to address 1800 and enter BB. Try this procedure. Do your results match the listing below?



In the next 2 steps, you will delete the inserted BB and FF to restore the test data to the condition at the beginning of the experiment.

STEP 7: To delete the BB at address 1800, first use ADDR to select address 1800. Next, push DELETE. What do you see?

Address 1800 contains 11. Use NEXT to check the remaining test data. What are the results?



STEP 8: How would you delete the FF now at address 1804?

Select address 1804. Push DELETE. Check memory contents 1800-1809. What did you find?

The table should be in its original condition.

STEP 9: What happens if you try to delete the memory contents of address O5FE?

Nothing happens. Address O5FE is ROM and cannot be changed. The display will not indicate any changed data in memory.

STEP 10: What happens if you try to insert data at address 17FE?

Again, nothing is changed. The display address, 17FE did not increment to the next address as before. This is an indication that you are trying to insert data in ROM and beyond the range of the INSERT and DELETE functions.

The range of INSERT and DELETE is 1800-1DFF. Each time you use these keys, this entire range of memory is affected.

NOTE: If you have more than one program in memory, an INSERT or DELETE affects the other programs.

In the next steps, you will prove the memory range of INSERT and DELETE.

STEP 11: Store the following test data in memory:

<u>ADDRESS</u>	<u>D</u>	<u>ATA</u>
1DFB		11
1DFC	"	22
1DFD		33
1DFE		44
1DFF		55
1E00		66
1E01	•	77

STEP 12: Insert an FF at address 1DFD and check the memory contents. What do you find?

The previous contents, 55, of 1DFF were not moved up to 1E00.

ADDRESS	DATA	
1DFB	11	
1DFC	22	
1DFD	FF	
1DFE	33	
1DFF	44	
	lost	
1E00	66	
1E01	77	unaffected

STEP 13: Now, delete the FF at address 1DFD. How has address 1DFB-1E01 been affected?

<u>ADDRESS</u>	DATA
1DFB	<del></del>
1DFC	22
1DFD	33
10FE	<del></del>
1DFF	$00$ $\leftarrow$ inserted
1E00	66
1E01	77 unaffected

The delete function inserts 00 at 1DFF each time DELETE is pressed. Address 1E00 and beyond are unaffected.

### EXPERIMENT 3 - COPY KEY

The purpose of this experiment is to help you learn how to use the COPY function. COPY will "block move" a copy of memory contents from one section of memory to another.

STEP 1: Load the test data shown below. This is not a program, but easily recognized data to experiment with the COPY function.

<u>ADDRESS</u>	DATA
1800	00
1801	11
1802	22
1803	33
1804	44
1805	55
1806	66
1807	77
1808	88
1809	99

In the next 8 steps, you will block move a copy of memory contents from addresses 1800-1809 to address 1900-1909 and verify the operation.

### STEP 2: Push COPY. What do you see?

The -S in the data display is a prompt. This means the MT-80Z is "asking" for the starting address of the block of memory to be copied. The D.P.s indicate the address input mode.

STEP 3: Enter 1800 as the starting address. The display should look like:

18.0.0 - 5

STEP 4: Push NEXT. What happens?

The data display shows the next prompt: -E, the ending address of the block of memory to be copied.

- STEP 5: Enter 1809. So far, the COPY function "knows" the starting and ending address of the test data.
- STEP 6: Push NEXT. What is this prompt "asking"?

The prompt, -d, is for destination starting address.

- STEP 7: Enter the destination address 1900.
- STEP 8: Push GO to complete the copy operation. What do you observe on the display?

What is displayed after the GO key is pressed depends on whether the copy was toward a higher address or a lower address. In our case, copy was from low to high and the display shows the starting address of the destination and the contents:

### 1900 0.0

STEP 9: Use NEXT to verify the copy of the test data. What did you find?

An exact copy of the test data should be stored at address 1900-1909.

In the remaining steps, you will block move a copy of memory from address 1900-1909 to address 1800-1809 and verify the operation.

STEP 10: Change the contents of 1900-1909 to the following:

ADDRESS	DATA
1900	AA
1901	BB
1902	CC
1903	DD
1904	EE
1905	FF
1906	10
1907	20
1908	30
1909	40

STEP 11: Push COPY and answer the -S prompt by entering the starting address 1900.

STEP 12: Push NEXT and answer the -E prompt by entering 1909.

STEP 13: Push NEXT and answer the -d prompt by entering the destination address 1800. The COPY function "knows" that we want to copy memory address 1900-1909 to 1800-1809.

STEP 14: Push GO. What do you see. Is it the same display the last GO operation?

The display should look like:



Sal y

This is the last address of the copied block of memory. Also, the data display shows the contents at that address. This is a normal display when copying from higher addresses to lower addresses.

### EXPERIMENT 4 - RELA key

The purpose of this experiment is to help you learn how to use the RELA key to calculate the second byte of the Z80 JR (Jump Relative) and DJNZ (Decrement and Jump No Zero) instructions. The second byte of these instructions is often referred to as the relative address, relative offset, or displacement. The format for these instructions is shown below:

INSTRUCTION		
CODE	<u>!</u>	MNEMONIC COMMENTS
18	JR dis	Jump relative
38	JR C, dis	Jump relative if carry true
30	JR NC, dis	Jump relative if carry not true
28	JR Z, dis	Jump relative if Z flag true
20	JR NZ, dis	Jump relative if Z flag not true
10	DJNZ dis	Decrement B and jump if $B \neq 0$

In the mnemonic, dis refers to displacement. The displacement is a 2's complement signed number ranging from a decimal +127 to -128. In hexadecimal, the range is from 7F to 80. The MT-80Z uses the second byte of the jump instruction to determine the destination address of the jump. After the displacement (second byte) of the instruction has been fetched, the Z80 replaces its program counter (PC) contents with program counter + displacement. The new PC value causes the jump. These instructions are used often because they are relocatable, i.e., the instruction does not contain an address. In contrast, JP label is a 3-byte instruction which contains an absolute address as the last two bytes. This instruction is written to operate at only one memory location.

### Consider the following program:

	INSTRUCTION		
<b>ADDRESS</b>	CODE	MNEMONIC	COMMENTS
1800	3E	LD A, 00	A = 0
1801	00		
1802	3C	INC A	A = A+1
1803	D3	OUT (FF),A	Output register A to port FF
1804	FF		
1805	18	JR dis	Jump relative to address 1802
1806			

This program sets A to zero, then continues to increment and output. The effect, if seen, is a high-speed binary counter on port FF. the second byte of the JR dis is missing and needs to be calculated before the program can be completely loaded.

In the steps that follow, you will calculate the second byte (dis) of the JR instruction using RELA. The program will not be run. Don't despair! There are "flashy" programs in some of the other experiments.

STEP 1: Load the program up to, and including address 1805.

STEP 2: Push RELA. Do you see the -S? This is a prompt "asking" you to enter the source address or the address of the JR instruction.

STEP 3: Enter the 1805. Now push NEXT. What happened in the data display?

The -d is a prompt "asking" for the destination address of the jump. What is this address? In order to keep incrementing we must jump each time to address 1802.

STEP 4: Enter 1802. Now, it's time to calculate the displacement. Do this by pushing GO. What is your observation?

The display should look like this:



Here is what happened. RELA calculated dis as FB <u>and</u> stored it in memory directly after the JR instruction. Real service! Your program is now complete.

- STEP 5: The range of the jump is limited. Let's try to calculate a displacement that is out of range to see what happens. We will assume the JR instruction is located at address 1900 and the destination address of the jump is 1800. This is a 256 byte distance. Is this out of range?
- STEP 6: Push RELA and enter the source address 1900.
- STEP 7: Push NEXT and enter the destination address 1800.
- STEP 8: Push GO to calculate. What happened?



We tried to go too far. -Err is always displayed when the range for these instructions is exceeded.

#### EXPERIMENT 5 - STEP KEY

The purpose of this experiment is to learn how to use the STEP key for single instruction stepping of a program. Computer programs usually run automatically at CPU clock speed. Single stepping slows the computer to allow you to view I/O operations and changes in register contents as they happen. Also, you can trace the sequence of instructions being executed in complicated programs full of conditional instructions. Single stepping makes it easier for you to locate program faults (bugs).

In this experiment, you will load and execute a simple program using both single instruction stepping (STEP) and full C P U - speed (GO). Also, you will learn how to set up a simple output port using the PORT 1 LEDs. You will need a short length of #22 or #24 solid hook-up wire.

STEP 1: Apply a jumper between PORT SOCKET connections OUT FF and PICL.

The jumper connects the Port 1 clock input (Port 1 LED interface) to the output address control for port FF. The jumper "maps" the Port 1 Logic Indicators to port address FF.

The Port 1 Logic Indicators are permanently interfaced to the data bus. No additional wiring is needed.

STEP 2: Load the program listed below. It should look familiar if you have done Experiment 4.

TNCTDUCTION

	THOTRUCTION		
<b>ADDRESS</b>	CODE	MNEMONIC	COMMENTS
1800	<b>3E</b> /	LD A,00	A = 0
1801	00		
1802	<b>3C</b>	IN A	A = A+1
1803	D3	OUT (FF),A	Output register A to Port FF
1804	FF		
1805	18	JR dis	Jump relative to address 1802
1806	FB		

STEP 3: What is the function of this program?

The first instruction sets A to OO. The remaining instructions increment A, output A to port FF, then loop back to continue incrementing and outputting. The jumper on the PORT SOCKET causes the Port 1 Logic Indicators to latch and display register A after every OUT (FF), A instruction.

STEP 4: In this step, you will run the program at full speed. Push PC, then GO. What do you see on the display? What do you see on port FF (Port 1 Logic Indicators)? Can you explain why?

The program instructions do not include OUT instructions for the 7-segment displays. Therefore, it is normal for them to be blank while your program is running. All the Port 1 LEDs appear to be on because the program is running at high speed. The incrementing and outputting is too fast to observe.

STEP 5: Stop execution of the program by pushing the RESET key. Can you explain the appearance of the Port 1 LEDs?

The LEDs display the register A contents last output before the RESET key was pushed. In the steps that follow, you will single step the program.

STEP 6: Push PC and observe the 7-segment display. What is the result?

The address 1800 is the first address of the program and the 3E in the data display is the code for the first instruction.

STEP 7: Push STEP. What do you see on the 7-segment display?

When STEP was pushed, the first 2-byte instruction LD A,00 (3E00) was executed. The display shows the next address and instruction to be executed:  $1802 \ 3C$ .

STEP 8: Push STEP. What is displayed?

1803 D3

STEP 9: Push STEP. What is displayed?

1805 18, the JR dis instruction. Can you predict the next instruction and address displayed after one more STEP?

STEP 10: Push STEP. What is displayed?

1802 3C is the destination of the relative jump instruction.

STEP 11: Why didn't the STEP key step one address each time it was pushed?

Z80 instructions can be one to four bytes in length. STEP is single <u>instruction</u> stepping. The change in address will depend entirely upon the length of the instruction stepped.

STEP 12: So far, we have been concentrating on the 7-segment display.

Let's turn our attention to the Port 1 Logic Indicators wired as output port FF. Note the number displayed (in binary) on the output port LEDs:

STEP 13: Push STEP to execute the INC A instruction. The next instruction to be stepped is OUT (FF), A. What should happen to the port LEDs after the next STEP?

STEP 14: Push STEP. What happened?

The binary display incremented by one. This is proof the OUT (FF), A instruction was executed.

How many times do you have to push STEP to increment the port display?

STEP 15: Continue to push STEP and determine the number of instructions or STEPs for each change in the port display.

The program loop consists of three instructions: INC A, OUT (FF), A, and JR dis. The answer is three pushes.

- STEP 16: When using STEP, you can view and change registers and flags between steps. The port LEDs and the A register should contain the same number. Use REG and AF keys to display the AF register pair. What do you see?
- STEP 17: The A register (accumulator) value should match the port LED display. Push DATA then NEXT to place the A register in the input mode. Set A to 00 by pushing the 0 key.
- STEP 18: Resume stepping by pushing PC, then STEP. Continue to push STEP until the port LEDs change. What is the new port display?

The 00000001 displayed is due to the "zeroed" accumulator being incremented and output to port FF.

#### EXPERIMENT 6 - BRK PT KEYS

The purpose of this experiment is to help you learn how to use the SET BRK PT and CLR BRK PT keys to set and clear program breakpoints. A breakpoint is an address in a program where you want to temporarily stop execution. When execution is stopped, you can view and change register contents and flags. After observations and changes are made, program execution can resume from the breakpoint by using STEP or GO.

A breakpoint is useful for debugging (correcting) a program. If a long program fails to execute properly, a good strategy is to "divide and conquer". A breakpoint can be placed in the middle of a program to stop execution. When stopped, registers, flags and I/O ports can be examined to verify program operation. If the first program segment checks okay, then place a breakpoint in the middle of the untested segment. By continuing this process, you can reduce the size of program segment being debugged.

In this experiment, you will load a simple program and place a breakpoint to help observe and verify program operation. Each time the breakpoint stops the program, you will observe registers and an output port. You will need a short length of #22 or #24 solid hook-up wire.

STEP 1: Connect a jumper between PORT SOCKET connections OUT FF and P1 CL. This step is the same as STEP 1 of Experiment 5. The jumper "maps" the Port 1 Logic Indicators to port address FF.

STEP 2: Load the following program:

	INSTRUCTION		
ADDRESS	CODE	MNEMONIC	COMMENTS
1800	3E	LD A,00	A = 0
1801	00		
1802	47	LD B,A	B = A
1803	2F	CPL	$A = \widetilde{A}$
1804	D3	OUT (FF),A	Output A to port
1805	FF		FF
1806	3D	DEC A	A = A-1
1807	04	INC B	B = B+1
1808	18	JR dis	Jump relative to
1809	FA		address 1804

### STEP 3: What is the function of this program?

The first two instructions set registers A and B to 00. The CPL instruction at address 1803 compliments the A register. The next four instructions form a loop which has the following continuous operation: output A to the Port 1 Logic Indicators (port FF), decrement A, increment B, then jump back to output.

STEP 4: Push PC, then GO. What do you see on the 7-segment display? What is the appearance of the Port 1 Logic Indicators (port FF)?

This program does not output to the 7-segment display. It is normal for the 7-segment display to be blank. The port LEDs appear to be steadily lit. Are they?

No. The A register (accumulator) is continually being decremented to the output. The speed of program execution is too 's fast for you to observe what is actually happening.

In the next four steps, you will set a breakpoint in the middle of the program address 1804, and observe the effects of the first four instructions.

- STEP 5: Select the breakpoint address: push ADDR, then enter 1804.
- STEP 6: With address 1804 displayed, push SET BRK PT. What changed on the display?

The MT-80Z indicates a breakpoint address and instruction code by lighting all six D.P.s.

### 1804 3

STEP 7: Now that the breakpoint is set, let's run the first four instructions. Push PC to display the starting address: 1800. With the address, 1800 displayed, push GO. What do you observe on the 7-segment display? Which instructions have been executed?

When the program stops (breaks) the display shows the next instruction TO BE EXECUTED. The display should indicate 1806 3.d. This is the address and first byte of the FIFTH instruction. The first four have been executed.

STEP 8: Use the REG key to check registers A and B. What do you find?

A = FF and B = 00. What do the Port 1 LEDs (port FF) display?

We observed a binary 11111111. This agrees with the current register A contents. By use of the REG function and observation of the port LEDs, you have verified the program operation up to AND INCLUDING the breakpoint.

In the next three steps, you will observe the operation of the instructions in the loop: OUT (FF), A, DEC A, INC B, and JR dis and back to OUT (FF), A. Note that the breakpoint is in the loop. This means that each press of the GO key will cause the MT-80Z to make one pass through the loop.

STEP 9: Press PC. The display should be 1806 3.d. If it is not, use the ADDR key and enter 1806. This will be the first instruction after the break.

STEP 10: Push GO. What do you observe on the 7-segment display and the Port 1 Logic Indicator?

The 7-segment display did not change. Do you know why? Hint: observe the Port 1 LEDs.

When you pressed GO, the following instructions were executed: DEC A, INC B, JR dis and OUT (FF), A. The program stopped and the MT-80Z is waiting to execute the DEC A again. The Port 1 LEDs (port FF) now displays 11111110; a value one less than you had before GO was pushed.

STEP 11: Continue to push GO and observe the changes on the Port 1 Logic Indicators. What do you see?

We observed the port LED display decrementing. Breakpoints must be set at the address of the FIRST BYTE of the instruction code.

In the next step, you will observe the result of setting a breakpoint at an incorrect address.

STEP 12: Change the breakpoint to address 1805. This address holds the second byte of the OUT instruction. If the display is 1806 3.d, push PREV to view 1805 F.F. and push SET BRK PT. If the display is other than 1806 3.d., use ADDR and enter address 1805. The old breakpoint is removed. Push NEXT to prove it. What do you see?

There are D.P.s on the data field only. The breakpoint has been removed.

STEP 13: Push GO. What do you observe on the 7-segment display and port LEDs? Why?

The incorrectly set breakpoint is not functioning. The program is executing the loop at high speed.

STEP 14: Breakpoint removal is done using CLR BRK PT (clear breakpoint).

Use the ADDR and number keys to select the breakpoint address: `
1804. When selected, you should see all D.P.s lit, indicating the breakpoint.

STEP 15: Push CLR BRK PT. What do you see?

The display, F.F.F. F.F. indicates breakpoint removal. Use ADDR to select 1804 again. Do you see proof of breakpoint removal?

Only four D.P.s are lit, indicating a normal address input mode.

Here are rules governing the use of breakpoints with the MT-80Z:

- 1. Only one breakpoint may be set at a time.
- 2. When the program is stopped, you may observe and change registers.
- 3. Breakpoints cannot be set in ROM.
- 4. Breakpoints must be set at the address of the FIRST BYTE of the instruction code.
- 5. Breakpoint addresses are displayed by lighting all six D.P.s.
- 6. Breakpoint removal is verified by the display F.F.F. F.F.

#### EXPERIMENT 7 - BREAK KEY

The purpose of this experiment is to learn how to use the BREAK key to stop program execution at any time to observe and change registers and flags. Also, you will learn how the BREAK key differs from RESET key operation.

In this experiment, you will load a program, use BREAK to stop execution, change register contents and resume execution. Also, you will observe the difference in using the BREAK and RESET keys.

STEP 1: Load the following program:

	INSTRUCTION		
ADDRESS	CODE	MNEMONIC	COMMENTS
1800	CD	CALL TONE2K	Call a subroutine in
1801	E2		the monitor at address
1802	05		05E2
1803	76	HALT	after the subroutine is
			completed, halt.

This is the same program used in the Chapter 2 familiarization experiment. Do you recall the function of this program?

This two-instruction program calls a subroutine, TONE2K, stored in the MONITOR ROM, executes it and halts. TONE2K uses the value stored in HL to determine the duration of the tone from the speaker. In Chapter 2, you changed HL values and observed tone duration. Here is some new information regarding TONE2K: register C contains the value used to determine the tone <u>frequency</u>.

STEP 2: Use the REG function and set HL = 0000. Remember from Chapter 2: HL = 0000 gives the longest tone duration.

STEP 3: Push PC. What is displayed?

1800 c.d., the user P.C. is the starting address of the program.

STEP 4: Press GO, then BREAK. You should have let the tone beep for a few seconds. What do you observe on the display. Why is the address displayed not in User RAM?

After pressing BREAK, the program in execution is interrupted and the user Program Counter (P.C.) and memory data is displayed. This displayed address is "pointing" to the next instruction to be executed when you resume (GO) from the BREAK. The address displayed will be in the range: O5EA to O5F3. This range is the ROM subroutine loop that generates the tone. There is no way of knowing exactly where you "froze the clock" by pushing BREAK. We observed O5Ed 1.0.

STEP 5: Use the REG function to view HL, C and SP. Note the values:  $HL = ____, C = ____, SP = ____. Can you explain these values?$ 

We observed the HL value, 6D2E. The subroutine, TONE2K, was counting this value down toward zero until you pressed BREAK. If the tone stops and the MT-80Z halts (HALT LED), HL has reached zero. You should observe the value, 1F in C. This value was loaded by the subroutine and corresponds to the frequency, 2kHz. The Stack Pointer contains the value 1F9D. The CALL instruction of your program caused the Z8O to "stack" the return address. To view the stack contents, push ADDR. The contents of stack address 1F9D is O3. Push NEXT. The contents of stack address 1F9E is 18. The return address is 18O3.

STEP 6: Change the contents of register C to FF.

STEP 7: Push PC, then GO. Listen to the tone for a few seconds then push BREAK. What did you hear? Why?

The lower tone is due to the larger value in C. The tone frequency is related to C by the following:

Frequency = 1/2 ((44+13C) x clock period)

For C = 1F and a clock period of 559 nS:

$$F = 1/2 ((44+(13)(31)) 559 \times 10^{-9})$$
  
 $F = 2001 Hz$ 

What is the tone frequency for C = FF?

266Hz.

- STEP 8: Change C for a frequency higher than 2KHz. Which value did you choose? C = \_\_\_\_\_ Frequency = \_\_\_\_.
- STEP 9: Push PC, GO, then BREAK to verify the higher frequency. We chose OF for a frequency above 5KHz. If your tone has stopped already, push RESET, PC, GO, then BREAK.
- STEP 10: What is the value of HL? It should be lower than the value noted in Step 5.

We indicated a value of 20DE at this step.

STEP 11: Push PC, then GO and let the tone run until it stops. It stops when HL has been decremented to zero. What is the state of the HALT LED?

The HALT LED lights after the Z80 executes a HALT instruction. There are two methods of recovering from a HALT condition:

- 1. Press BREAK
- 2. Press RESET
- STEP 12: Press BREAK. What happened to the HALT LED? can you explain what is shown on the 7-segment display?

When you press BREAK, the HALT condition is removed. The 7-segment display shows 1804 F.5. After the HALT instruction at address 1803 has been executed, the user P.C. "points" to the next memory address.

STEP 13: Use the REG function to check the contents of HL. What do you observe?

HL = 0000.

STEP 14: What is the value of the Stack Pointer (SP)?

After the subroutine has been executed, the return address, 1803, (see Step 5) has been "popped" off the stack and the Stack Pointer returned to 1F9F.

STEP 15: Push PC, GO then RESET. What do you observe?

The familiar rEAdy display indicates the MT-80Z has gone through the initialization process described in Chapter 1.

STEP 16: View the SP. What is the value. How does your observation differ from Step 5?

The Stack Pointer has been set to 1F9F by the RESET function. The program has been interrupted but you will not be able to resume execution from the point of interruption.

#### EXPERIMENT 8 - INTER KEY

The purpose of this experiment is to help you learn how to use the INTER key. The INTER key is directly wired to the Z80 maskable interrupt INT pin. You may recall from the previous experiment that the BREAK key will function any time it is pressed. Before INTER can be used, the interrupt flip-flop (IFF) must be set. This operation unmasks the interrupt input. The IFF is set using the Z80 instruction, EI or by use of the keyboard REG function.

When unmasked, pushing INTER is the equivalent to executing the Z80 instruction, RST 38. The instruction code is FF. The RST 38 calls a subroutine located at Monitor address 0038. This subroutine will cause the Z80 to begin executing instructions starting at an address stored at 1FEE and 1FEF. At power-up, the Monitor stores the address 0066 at 1FEE and 1FEF. This causes the unmasked INTER to function the same as the BREAK key. If you change the contents of 1FEE and 1FEF, the INTER will execute a function you specify.

You will need a short length of #22 or #24 solid hook-up wire for this experiment.

STEP 1: Apply a jumper between PORT SOCKET connections OUT FF and P1 CL. The jumper connects the Port 1 clock input (Port 1 LED interface) to the output address control for port FF. The jumper "maps" the Port 1 Logic Indicators to port address FF. No additional wiring is needed.

STEP 2: Load the program listed below:

	INSTRUCTION		
ADDRESS	CODE	MNEMONIC	COMMENTS
	-		
1800	00	NOP	Reserved for later use
1501	97	SUB A	A = 0
1802	D3	OUT (FF),A	Output A to port FF
1803	FF		
1804	OE 06	LD C,FF	C = FF
1805	FF		
1806	10	DJNZ dis	TIME DELAY LOOP
1807	FE		•
1808	3C	INC A	A=A+1
1809	18	JR dis	Jump relative to
<b>1</b> 80A	F7		address 1802
			•

STEP 3: What is the function of this program?

The first instruction, NOP, is a no-operation instruction used to reserve the memory location 1800 for later use. The next two instructions set A to zero and sends a copy of A to the Logic Indicators at port FF. The instructions LD C, FF and DJNZ dis cause a small time delay by decrementing and looping until C = 0. The delay slows the program enabling you to see the LEDs changing. The next two instructions increment the accumulator and create a loop by jumping back to address 1802. The endless loop will continue until interrupted by RESET, BREAK or a properly unmasked INTER.

STEP 4: Run the program. What do you observe at the Port 1 Logic Indicators?

The port 1 LEDs display a very rapid binary count.

STEP 5: Stop the count by pushing BREAK. What do you see?

We observed the address 1806 with instruction Code 10 and the port LEDs showing  $1101\ 0100$ .

STEP 6: Resume execution by pushing GO.

STEP 7: Push INTER. What happens?

Nothing. INTER will not work until the INT input is unmasked.

STEP 8: Push BREAK. Push REG, then I·IF. What do you observe?

The display 0000 1F, indicates the interrupt vector register is zero (left two digits) and the interrupt flip-flop (IFF) is reset (right two digits).

STEP 9: Unmask the INTER function by pushing DATA, then 01. The display should look like this:



STEP 10: Push PC, then GO. The counting on the port 1 LEDs should resume.

STEP 11: Push INTER. What do you observe?

When simply unmasked, INTER functions the same as the BREAK key.

STEP 12: Push GO to resume.

STEP 13: Push INTER. What happens?

When the interrupt from the INTER key was acknowledged by the Z80, <u>further</u> interrupts were disabled. You can verify this by checking the IFF.

STEP 14: Push BREAK, REG, then I·IF. What is the state of the IFF?

The IFF has been reset.

STEP 15: The IFF can be set by the instruction EI (instruction Code FB). Change address 1800 from 00 to FB.

STEP 16: Run the program, then push INTER. What did you observe? Why?

The INTER key operated without manually setting the IFF. This proves the function of the EI instruction.

In the remaining steps, you will change the contents of addresses 1FEE and 1FEF. After this change, INTER will cause the execution of a program you specify.

STEP 17: Enter the following program. Note that the starting address is 1900. The program you entered in Step 1 and changed in Step 15 will remain in memory addresses 1800-180A.

	INSTRUCTION		
<u>ADDRESS</u>	CODE	MNEMONIC	COMMENTS
			•
1900	3E	LD A,55	A = 55
1901	55		
1902	D3	OUT (FF),A	Output A to port FF
1903	FF		
1904	76	HALT	Halt execution of instructions

STEP 18: What is the function of this program?

This program will load A with the number 55, output to the port FF LEDs, then halt.

STEP 19: What are the contents of addresses 1FEE and 1FEF?

1FEE = \_\_\_\_\_, 1FEF = \_\_\_\_\_. Why do these addresses contain the values observed?

Using the ADDR function, we found 1FEE = 66 and 1FEF = 00. These values were stored by the Monitor at power-up.

STEP 20: Change 1FEE from 66 to 00. Change 1FEF from 00 to 19.

STEP 21: Push RESET, PC, then GO. You should see the count on the Port 1 LEDs.

STEP 22: Push INTER. What do you observe at the LEDs and HALT indicator? Why?

The port LEDs display 0101 0101 and the HALT LED is lit. This is proof that the program at address 1900 was executed when INTER was pressed.

STEP 23: If you wanted to use INTER to interrupt a program and begin executing instructions at address 1889, what values must be stored at 1FEE and 1FEF?

1FEE = B9, 1FEF = 18.

STEP 24: How is the INTER key unmasked?

Change the IFF from 00 to 01.

STEP 25: Why does the BREAK key work without unmasking?

BREAK uses the NMI, Non-maskable Interrupt input.

### EXPERIMENT 9 - USER KEY

The purpose of this experiment is to help you learn how to use the USER key. The USER key is the only connection to pin PA6 of the 8255 PPI chip. It is not a function key recognized by the Monitor. The use of this key requires a <u>polling</u> routine which inputs Port A of the 8255 (port 00) and tests bit 6. A conditional instruction can follow the polling routine to branch to a different section of a program depending on the state of bit 6.

Here is an example of a simple polling routine:

IN A, (00) Input PAO-PA7 of 8255
BIT 6,A Test bit 6 of the accumulator

At the end of this routine, the zero flag will be set only if the key was pressed.

STEP 1: Load the following program:

	INSTRUCTION		•
ADDRESS	CODE	MNEMONIC	COMMENTS
1800	21	LD HL,1000	HL = 1000
1801	00		
1802	10		
1803	DB	IN A, (00)	A = PAO-PA7 of 8255
1804	QO		USER key is PA6
1805	СВ	BIT 6,A	Test bit 6 of accumulator
1806	77	•	
1807	20	JR NZ, dis	If USER not pressed, jump
1808	FA		back to 1803
1809	CD	CALL TONE2K	If USER pressed, call
180A	E2		TONE2K
180B	05		
180C	76	HALT	Stop executing instructions

STEP 2: What is the function of this program?

The first instruction sets HL to 1000 for the TONE2K duration. The next two instructions poll the condition of the USER key. If the key is up, bit 6 = 1 and the Zero flag = 0. If the key is pressed, bit 6 = 0 and the Zero flag = 1. The relative jump instruction, JR NZ, dis, tests the Zero flag. If the key is up, the Zero flag = 0 and the JR NZ, dis causes a jump back to address 1803. This forms a continuous loop until USER is pressed. When the key is pressed, the Zero flag = 1. The

relative jump is skipped and TONE2K is called. A tone from the speaker will last until HL is counted to zero by the TONE2K subroutine. When the subroutine returns, the HALT instruction stops the Z80.

STEP 3: Press PC, then GO. What do you see and hear?

The MT-80Z seems to be "dead" because the Z80 is polling the USER key. It will remain in the polling loop until USER is pressed.

STEP 4: Press USER. What do you observe?

We observed a 2-second tone from the speaker, then the HALT LED lit. Pressing the USER key ends the polling loop allowing execution of the subroutine TONE2k and the HALT instruction.

### EXPERIMENT 10 - SPEAKER AND TONE LED

The purpose of this experiment is to demonstrate the direct control of the speaker and the TONE LED. In the experiments, most of the speaker operation is controlled by the Monitor. Occasionally, you borrow the Monitor subroutine, TONE2K as an indicator to verify the operation of a program or function. In this experiment, you will control the speaker and LED directly without the use of Monitor subroutines.

The speaker and TONE LED are both interfaced to the 8255 PC7 pin. The 8255 PC0-PC7 group is mapped as output port 02. See the MT-80Z Technical Reference Manual for the schematic diagram of this circuit.

## CAUTION

Bit PC6 of port 02 is one of the inputs to the BREAK key interface. Outputting a zero to PC6 is the equivalent to pushing the BREAK key. When using the speaker and TONE LED, it is advised to always maintain bit 6 at a logic 1.

In the next 5 steps, you will learn how to control the green TONE LED.

INSTRUCTION

ADDRESS	CODE	MNEMONIC	COMMENTS
1800	3E	LD A,7F	A = 7F; bit $7 = 0$
1802	7F		bits 0-6 = 1
1803	D3	OUT (02),A	8255 PC7 = 0, PC0
1804	02		PC6 = 1, TONE LED is lit
1805	76	HALT	

## STEP 2: What is the function of this program?

The first instruction sets the appropriate bit pattern in the accumulator to light the TONE LED. Bit 7 = 0 and the remaining bits, 0-6, are set to 1. It is especially important to have bit 6 = 1 to avoid a BREAK. The second instruction will output the bit pattern, 7F, to output port 02. The TONE LED will light. The HALT instruction will stop program execution.

STEP 3: Push PC, then GO to run the program. What is the state of the TONE and HALT LEDs? Why?

The lighted TONE LED verifies the LD A,7F and OUT (02),A instructions. The HALT LED indicates the HALT state caused by the last instruction of the program.

STEP 4: What is an appropriate bit pattern that would turn off the TONE LED?

We chose FF. Bit 6 must remain set to avoid BREAK.

STEP 5: Change address 1801 from 7F to FF and run the program. What do you observe?

The TONE LED is off and the HALT LED is on.

The speaker is connected to the same interface as the TONE LED. When the LED is on, the speaker voice coil is energized. A program that controls the LED can produce sound from the speaker by the alternation of 1 and 0 at PC7. This is a process called toggling. The following program will toggle at a rapid rate producing a tone from the speaker.

STEP 6: Load the following program:

	INSTRUCTION		
ADDRESS	CODE	MNEMONIC	COMMENTS
1800	97	SUB A	A = 0,CY flag = 0
1801	3E	LD A,FF	A = FF
1802	FF		
1803	D3	OUT (02),A	8255 PCO-PC7 = 1
1804	02		
1805	10	DJNZ dis	DELAY
1806	FE		
1807	1F	RRA	Toggle by rotating CY flag
			to bit 7
1808	D3	OUT (02),A	$8255 \ PCO-6 = 1,$
1809	02		PC7 = 0
180A	17	RLA	Toggle by rotating left,
			PC7 = 1
180B	18 ·	JR dis	Jump relative to
180C	F4		address 1803

# STEP 7: What is the function of the program in Step 6?

The primary purpose of the first instruction is to set the carry flag to zero. The carry flag is used by the rotate instructions in the program. The instructions LD A,FF and OUT (02),A set PCO-PC7 = 1. The voice coil of the speaker is not energized. DNJZ dis causes a short delay by looping to address 1805 until register B = 0. The initial value of B is not important. The RRA instruction rotates the carry flag contents right, into bit 7 of the accumulator. This changes bit 7 from 1 to 0. The next instruction, OUT (02),A sets PC7 to 0. The voice coil is energized. The RLA instruction is opposite to the RRA toggling bit 7 to 1 and the carry flag to 0. JR dis jumps relative back to the OUT (02),A instruction at address 1803. The program loop continually toggles bit 7 of the accumulator and outputs it to PC7 producing the tone.

STEP 8: Push PC, GO, then BREAK. What do you hear? What is the state of the TONE LED? Why?

We heard a raspy tone from the speaker. The TONE LED appears to be out. The program produces a square wave with a very short duty cycle ("on-time") at PC7. The short "on-time" results in a very low level of illumination of the LED.

# EXPERIMENT 11 - Logic Indicators and the Port Socket

The purpose of this experiment is to help you learn how to use the Logic Indicators to perform the following tasks:

- 1. Simple logic monitoring
- 2. Latching and displaying bus data sent from the Z80 using the series of OUT instructions.

The use of the Port 1 Logic Indicators as a data bus monitor will be covered in Experiment 13. Before proceeding with this experiment you are advised to review the Chapter 1 sections describing both the Logic Indicators and the PORT SOCKET.

For this experiment, the following jumpers are required.

Use #22 or #24 solid hook-up wire. Strip each end of the jumpers approximately 3/8" (1 cm).

In the next 5 steps, you will learn how to use the Port 2 LEDs as simple logic monitors.

STEP 1: Connect the end of a 6" jumper to PORT SOCKET connector L7. You can use the other end of the jumper as a logic probe. Connect the jumper to +5 on the PORT SOCKET. What do you observe on the Port 2 LED 7? Why?

+5V is a logic 1 state indicated by the light at LED 7.

STEP 2: Connect the jumper to GND on the PORT SOCKET. What do you see?

LED 7 is out indicating a logic 0 state. Note: When L7 is not connected, the LED is also out.

STEP 3: All the LEDs of Port 2 can be used as a logic probe. Connect one end of the jumper to +5. Move the other end from L7 to L6 then L5 and so on until you have tested the response of all eight Port 2 LEDs. What do you observe?

Any of the Port 2 LEDs light when connected to logic 1 state.

STEP 4: Let's monitor a logic level on the Z80 bus. Connect the jumper from L0 to SY RST on the BUS SOCKET. What is indicated on the LED?

The normal condition of the bus connection is logic 1. What will cause it to go to logic 0?

A RESET input.

STEP 5: Push the RESET key a few times. What do you observe?

THE LED goes out each time the RESET key is pushed. A logic 0 indicates a reset input.

In the remaining steps of this experiment, you will learn how to use the Port 1 and Port 2 Logic Indicators as output ports. The term, <u>output port</u>, refers to the LEDs and chips that are in contact with the Z80 data bus whenever an output instruction is executed.

The PORT SOCKET provides port addresses FD, FE and FF. These addresses can be assigned to Port 1 and Port 2. Port 2 can be split into Port 2X (4-bit) and Port 2Y (4-bit). Port 1 is permanently interfaced to the data bus. Port 2 use requires jumpering to the data bus on the BUS SOCKET.

In the next 7 steps, you will learn how to use the port 1 LEDs as output port FD, FE or FF. NOTE: Connect a jumper between P1CL and OUTFF.

STEP 7: Load the following program:

ADDRESS	INSTRUCTION CODE	MNEMONIC	COMMENTS
1800	3E	LD A, 55	A = 55.
1801	55		
1802	D3	OUT (FF),A	Output register A to
1803	FF		port FF
1804	76	HALT	Stop executing instructions

STEP 8: What is the function of the program in Step 7?

The first instruction sets the accumulator to the value 55. The second instruction, OUT (FF), A sends a copy of the accumulator to port FF. The HALT instruction stops the Z80 and lights the HALT LED.

STEP 9: Push PC, then GO. What do you observe?

The LEDs at Port 1 indicate a binary 01010101 or hexadecimal 55. This proves the operation of the program and the mapping of the Port 1 LEDs to port address FF. How would you change the program to display the following bit pattern at Port 1: 10101010?

Change the code at address 1801 to AA. Try it. Push RESET to exit the HALT condition. Push PC, then NEXT to display address 1801. Enter AA to change address 1801. Push PC, then GO to execute the program. Did it work?

We were able to display any bit pattern from 00 to FF.

STEP 10: Port 1 can also be mapped to ports FD and FE Move the jumper from OUT FF to OUT FE. The Port 1 LEDs are now mapped to port FE. This change in hardware (moving the jumper) requires a modification of the software. Which instruction must be changed?

Change OUT (FF),A to OUT (FE),A. The code at address 1803 must be changed to FE.

STEP 11: Change 1803 from FF to FE and run the program. What are the results? Why?

Port 1 displays the accumulator contents because the Z80 output instruction and the port hardware match. What changes in jumpering is required to use the instruction OUT (FD), A?

Move the jumper from OUT FE to OUT FD.

STEP 12: Change the jumper and instruction. Run the program. What do you observe?

As long as the jumper (hardware) matches the OUT (PORT), A instruction (software) the port LEDs will display accumulator contents. The Port 1 LEDs can be mapped to ports FD, FE or FF.

In the next 5 steps, you will learn how to use the Port 2 Logic Indicators as output ports FD, FE or FF.

STEP 13: Remove power and use jumpers to make the following connections:

- a. a short jumper from OUT FF to P2X CL
- b. a short jumper from P2X CL to P2Y CL.

NOTE: The PORT SOCKET provides five electrically connected terminals for each labeled function. They are arranged in a vertical row above the label. The second wire connected to P2X CL can be inserted above or below the existing wire.

c. Eight long jumpers from LO-L7 of the PORT SOCKET to DO-D7 of the BUS SOCKET. Be sure that the numbers correspond: LO to DO, L1 to D1, etc.

STEP 14: Check your wiring, then apply power. The "rEAdy" display should appear on the 7-segment display. If the display appears blank, remove power and recheck the jumpers. The most likely problem is an incorrect jumper to the data bus.

STEP 15: Load the program listed in Step 7.

STEP 16: Run the program. What do you observe on the Port 2 LEDs?

The LEDs at Port 2 indicate a binary 01010101 or hexadecimal 55. This proves the operation of the program and the mapping of the Port 2 LEDs to port FF.

STEP 17: The Port 2 Logic Indicators can also be mapped to ports FD and FE. Move the jumper from OUT FF to OUT FE and repeat Steps 10, 11 and 12.

How is Port 2 similar to Port 1?

Both Port 1 and Port 2 Logic Indicators can be mapped to port addresses FD, FE and FF. How are Port 1 and Port 2 different?

Port 1 is permanently interfaced to the data bus and requires only a single jumper for port address. Port 2 requires jumpers to the data bus and 2 jumpers for port address.

In the remaining steps, you will learn how to use the Port 2 Logic Indicators as two independent 4-bit output ports.

- STEP 18: Remove the 2 jumpers used for port address control. The 8 jumpers from LO-L7 to DO-D7 should remain in place.
- STEP 19: Use two short jumpers and make the following PORT SOCKET connections:
  - a. P2X CL to OUT FE
  - b. P2Y CL to OUT FD

Port 2 is now split into 4-bit output ports. What is the port address of Port 2X and Port 2Y?

Port 2X is mapped as port FE and Port 2Y is mapped as port FD. Port 2X uses LEDs 0-3 and Port 2Y uses LEDs 4-7.

STEP 20: How can the program listed in Step 7 be changed to cause the following bit pattern to be displayed?

Port 2Y	Port 2X
1100	0011

	INSTRUCTION		
ADDRESS	CODE	MNEMONIC	COMMENTS
4-44			
1800	3E	LD A,03	A = 03
1801	03		
1802	D3	OUT (FE),A	Output A to port FE
1803	FE		
1804	3E	LD A,CO	A = CO
1805	CO		
1806	D3	OUT (FD),A	Output A to port FD
1807	FD	,	•
1809	76	HALT	Stop executing instructions

STEP 21: What is the function of the program listed in Step 20?

The first instruction loads A with O3. The OUT (FE),A sends O3 to port FE. However, port FE is connected only to data bus D0-D3. Port FE latches and displayes the 3. The next instruction loads A with CO. The OUT (FD),A sends a copy of the entire accumulator contents, CO, to port FD. Port FD is interfaced to D4-D7. and displays only the C (1100).

STEP 22: Load and STEP the program listed in Step 20. What is the bit pattern displayed on the Port 2 LEDs?

1100 0011

STEP 23: How would you map Port 2X to port FF?

Move the jumper from OUT FE to OUT FF.

### EXPERIMENT 12 - LOGIC SWITCHES AND THE PORT SOCKET

The purpose of this experiment is to help you learn how to use the Logic Switches to perform the following tasks:

- Use Port 2 to apply a logic 1 or 0 to PORT SOCKET terminals SO-S7. These terminals can provide an external stimulus to the inputs of interfacing circuits assembled on the breadboarding socket.
- 2. Use Ports 1 and 2 to supply data to the Z80 as input ports.

Before proceeding with this experiment, you are advised to review the Chapter 1 sections describing both the Logic Indicators and the PORT SOCKET.

For this experiment, you will require the following jumpers:

Use #22 or #24 solid hook-up wire. Strip each end of the jumpers approximately 3/8" (1 cm).

In the next 5 steps, you will learn how to use the Port 2 Logic Switches to apply a logic 1 or 0 to a digital circuit.

STEP 1: Connect a 6" jumper from PORT SOCKET SO to LO. Now, use 7 jumpers to connect the remaining terminals S1-S7 to L1-L7. The numbers should match.

STEP 2: Change some of the Port 2 switches. What do you observe on the Port 2 LEDs? Why?

We observed a bit pattern on the LEDs that match the switch settings. The Port 2 LEDs are used as logic monitors indicating a light for a logic 1 and no light for a logic 0.

STEP 3: How is the switch rocker positioned for a logic 1?

The rocker is pushed toward the word OPEN printed on the switch to select a logic 1. Set the switches to observe a binary 1111 1111 on the Port 2 LEDs.

STEP 4: There are two sets of numbers displayed near the switches. The switches themselves are numbered 1-8. The board is marked 0-7. Which set of numbers correspond to the PORT SOCKET numbering for SO-S7?

0-7.

STEP 5: How is the rocker positioned for a logic 0?

The rocker is pushed toward the numbers to select a logic 0. Set the switches to observe a binary 0000 0000.

In the next 5 steps, you will learn how Port 2 can be split into Port 2X and Port 2Y. Also, you will learn how P2X EN and P2Y EN provide tristate control for PORT SOCKET terminals SO-S7 (switches).

STEP 6: Using a short jumper, connect P2X EN to P2Y EN.

STEP 7: Set the Port 2 switches to display 1111 1111 on the logic monitor LEDs.

NOTE: The PORT SOCKET provides five electrically connected terminals for each labeled function. They are arranged in a vertical row above the label. In the next step you will be required to make a second connection to P2Y EN. The jumper wire can be inserted above or below the existing wire.

STEP 8: Using a short jumper, connect P2Y EN to IN FD. What do you see?

The logic monitor LEDs display 0000 0000. Is the logic level at SO-S7 a logic 0?

No. The connection of P2Y EN and P2X EN to the input port control IN FD caused a high impedance or "tristate" condition at outputs SO-S7. The connection of an input port to the data bus of a microcomputer requires tristate control. The bidirectional data bus concept allows only one transmitting unit at a time. Tristate controls act as the traffic signal to input ports and memory systems to avoid conflicts of information being transmitted (bus contention).

STEP 9: Remove the jumper connecting P2Y EN to P2X EN. What do you observe? Why?

Our switches were set to 11111111 and we observed 0000 1111 on the Port 2 LEDs. Without the jumper, one-half of the Port 2 Logic Switches are enabled ("de-tristated"). Port 2 can be split into two ports: Port 2X and Port 2Y. Which half of Port 2 is enabled? Which half is in the tristate (high Z) condition?

Port 2X, SO-S3, is enabled. Port 2Y, S4-S7, is tristated.

STEP 10: Move the jumper from P2Y EN to P2X EN. What do you observe?

P2X is tristated and P2Y is enabled.

In the next 11 steps, you will learn how to use the Port 2 Logic Switches as an input port. The port addresses available for Port 2 are FD, and FE.

- STEP 11: Remove power and make the following connections on the PORT and BUS sockets.
  - a. P2X EN to P2Y EN
  - b. P2Y EN to IN FD
  - c. P1 CL to OUT FF
  - d. SO-S7 on the PORT SOCKET to DO-D7

The port 2 switches are now interfaced to the MT-80Z data bus as input port FD. The Port 1 Logic Indicators are interfaced to the data bus as output port FF.

STEP 12: Apply power. You should see the rEAdy display. If the 7-segment display is blank, you have misplaced the jumpers for connections a and b of Step 11. Look for shorts between jumpers connected to the data bus.

STEP 13: Load the following program:

ISTRUCTION		
CODE	MNEMONIC	COMMENTS
DB	IN A, (FD)	Input switch data to
FD		accumulator
D3	OUT (FF),A	Output accumulator to
FF		port FF
18	JR dis	Jump relative to
FA		address 1800
	DB FD D3 FF 18	DB IN A, (FD) FD D3 OUT (FF), A FF 18 JR dis

STEP 14: What is the function of the program listed in Step 13?

The first instruction, IN A, (FD) inputs the switch states, SO-S7, to the accumulator. The second instruction, OUT (FF), A outputs a copy of the accumulator to the port FF LEDs. The last instruction forms a continuous loop by jumping back to address 1800.

STEP 15: Push PC, then GO. Set the Port 2 Logic switches to 0000 1111. What do you observe on the Port 1 LEDs? Try some other switch combinations.

We observed 0000 1111 on the LEDs. When any of the switches are changed to logic 1, the output port LED would light.

STEP 16. Very carefully remove the jumper to disconnect D7 from S7. What do you observe?

The output port Led 7 remains lit regardles of switch settings. Data bus connection D7 is "floating" high during the IN A, (FD) instruction. Whenever an input instruction is executed, the ENTIRE 8-bit data bus is stored in the Z80 accumulator register.

STEP 17: Remove power from the MT-80Z and make the following connections:

- a. Replace the jumper from S7 to D7. You should have S0-S7 connected to D0-D7.
- b. P2X EN to IN FE
- c. P2Y EN to IN FD
- d. P1 CL to OUT FF.
- STEP 18: Apply power. You should see the rEAdy display. If the 7-segment display is blank, recheck your connections.
- STEP 19: Load and run the program listed in Step 13.
- STEP 20: Change the settings of Port 2 switches 4,5,6 and 7. Do you see any changes at the Port 1 LEDs? Try switches 0,1,2 and 3. Does it cause the same response at Port 1? Can you explain your observation?

We observed switches 4-7 lighting Port 1 LEDs 4-7. However, LEDs 0-3 appear lit regardless of switches 0-3. The program inputs port FD which consists of P2Y switches S4-S7. The remaining switches, P2X are mapped as input port FE. This port is not selected by the program and remains in the tristate condition at all times. Why do LEDs 0-3 remain lit?

The "tristate" condition is a high impedance state that allows the data bus (DO-D3) to "float high" during execution of the input instruction. The LEDs prove the floating condition by indicating a constant logic 1 state.

STEP 21: What would happen if the instruction, IN A,(FD) was changed to IN A,(FE)? Change the byte at 1801 from FD to FE and run the program.

We observed Port 1 LEDs 4-7 lit indicating the data bus connections D4-D7 were floating. We were able to control LEDs 0-3 by operating Port 2 switches 0-3.

STEP 22: Remove power from the MT-80Z and remove all jumpers.

In the remaining steps of this experiment, you will learn how to use the Port 1 Logic switches as input port FF. The Port 1 switches are permanently interfaced to the data bus. Using the PORT SOCKET, Port 1 can be mapped only to input port FF.

NOTE: Both Pl EN and IN FF are active low.

- STEP 23: Use two short jumpers and make the following PORT SOCKET connections:
  - a. P1 CL to OUT FF
  - b. Pl EN to IN FF
- STEP 24: Apply power and load the program listed in Step 13 and change: IN A, (FD) to IN A, (FF). This requires changing the code at address 1801 from FD to FF.
- STEP 25: Run the program and change the state of the Port 1 switches.
  What do you see?

We observed the Port 1 LEDs being controlled by the Port 1 Logic Switches.

## EXPERIMENT 13 - SINGLE CYCLE OPERATION

The purpose of this experiment is to help you learn how to use the SINGLE CYCLE feature and the bus monitor to observe the effects of each Z80 machine cycle during the execution of a program. The switches used for this experiment are S3, the CYCLE-RUN switch and PB1, the single cycle step switch. If there are no connections to P1 CL on the PORT SOCKET, the Port 1 Logic Indicators are used as a Z80 data bus monitor.

In this experiment, you will execute a short program using SINGLE CYCLE stepping and observe the data bus changes. These observations provide an in-depth view of computer operations.

STEP 1: Connect a short jumper between PORT SOCKET connections CYCLE and WAIT. Use #22 or #24 solid hook-up wire.

STEP 2: Set the CYCLE-RUN switch to RUN.

STEP 3: Load the following program:

	INSTRUCTION		•
<u>ADDRESS</u>	CODE	MNEMONIC	COMMENTS
			•
1800	21	LD HL,1810	HL = 1810
1801	10		
1802	18		
1803	34	INC (HL)	(1810) = (1810) +1
1804	18	JR dis	Jump relative back
1805	FA		to 1800

## STEP 4: What is the function of this program?

The first instruction sets register pair HL to 1810. HL will be used as an address pointer for the next instruction. INC (HL) will increment the <u>contents</u> of a memory location addressed by HL. In this case, the contents of address 1810 will be incremented. The last instruction forms a continuous loop by jumping back to address 1800. When running at full speed, this program continuously increments the contents of address 1810. Because the program is a loop, the initial contents of 1810 is not important.

The use of SINGLE CYCLE stepping will allow you to monitor the data bus for every machine cycle of the program. It is particularly interesting to view the bus during the cycles of the INC (HL) instruction.

- STEP 5: With CYCLE-RUN in the RUN position, push PC, then GO. The blank 7-segment display indicates the program loop is in execution.
- STEP 6: Switch CYCLE-RUN to CYCLE. What is displayed in the Port 1 bus monitor?

We observed the hex value 18. Switching to CYCLE stopped the program at a random location in the loop. Your display is very likely to be different. The present task is to determine where you are within the program loop.

STEP 7: Push the cycle step button, PB1, once. What do you see?

Our bus monitor displayed 34. This is the code for the instruction INC (HL) being fetched by the Z80.

STEP 8: Press PB1 six more times, noting the data bus monitor display (Port 1 LEDs).

STEP 9: Use the following listing of single cycle bus displays to determine your location in the program loop:

STEP 10: Press PB1 until the bus monitor displays the instruction code for INC (HL): 34.

STEP 11: Press PB1 once and note the display.

STEP 12: Press PB1 again and note the display.

For steps 11 and 12, we observed 85 and 86. Why are the values consecutive numbers?

The execution of INC (HL) requires the following three machine cycles:

Bus contents	Cycle description
34	Instruction fetch
. <b></b>	Read contents of address 1810
<u> </u>	Write incremented contents of 1810

STEP 13: How many machine cycles are required to execute LD HL, 1810?

Three.

How many machine cycles are required to execute JR dis?

Two.

How many presses of PB1 are required to execute the entire program loop?

Eight.

STEP 14: How can you stop single cycle stepping and view or modify registers, flags and memory contents?

The BREAK key can be used before switching from CYCLE to RUN.

- STEP 15: Push PB1 until the bus monitor displays the contents of address 1810. This number will be displayed immediately following the instruction Code, 34.
- STEP 16: Push BREAK. There will not be any change in the LED displays.
- STEP 17: Switch CYCLE-RUN to RUN. What do you observe on the 7-segment display?

When you switch to run after BREAK, the Z80 completes the instruction, INC (HL), then acknowledges the BREAK interrupt. The 7-segment display should show the next instruction code and address: 1804 1.8.

STEP 18: Use the ADDR function to examine the contents of address 1810. What do you find?

When we did this step, the contents of 1810 were one more than the value displayed on the bus monitor in Step 15. The INC (HL) instruction was completed before the BREAK input gained control of the MT-80Z.

## APPENDIX 1

BINARY	HEXADEC IMAL	DEC I MAL
0000	00	0
0001	01	1
0010	02	2
0011	03	3
0100	04	4
0101	05	5
0110	06	6
0111	07	7
1000	08	. 8
1001	09	9
1010	OA	10
1011	ОВ	11
1100	oc	12
1101	OD	13
1110	OE	14
1111	OF	15
10000	10	16

## APPENDIX 2

## MT-80Z Keyboard Quick Reference List

,DDR	Push ADDR, then number keys to enter addresses.	Page 1-23
IREAK	Break program execution, save registers and flags, display break address and data. Interfaced to Z80 NMI.	Page 1-21
CLR BRK PT	Clear breakpoint, display shows F.F.F.F. F.F.	Page 1-24
SET BRK PT	Set breakpoint at displayed address. MT-80Z allows one breakpoint. Setting new breakpoint automatically clears previous breakpoint.	Page 1-24
COPY	Transfers a copy of a block of memory to another area of memory. Format: Push COPY, enter starting address of block, push NEXT, enter ending address of block, push NEXT, enter destination starting address, push GO.	Page 1-24
ATAC	Push DATA, then number keys to enter memory, register or flag contents.	Page 1-23
DELETE	Delete the displayed memory contents and move subsequent memory contents to the next low address.	Page 1-24
DUMP	Store MT-80Z memory contents on audio tape recorder. Format: Push DUMP, enter hexadecimal file name, push NEXT, enter starting address of data to be recorded, push NEXT, enter ending address of data to be recorded, push GO.	Page 1-25
GO	Run program starting at displayed address. Format: Press PC (or set address using ADDR), then GO.	Page 1-25

APPENDIX 2 Page 1

INSERT	Insert one byte into memory at the address displayed +1. Moves subsequent memory contents to the next highest address.	Page 1-24
INTER	Maskable interrupt. Uses vector that Monitor loads at 1FEE and 1FEF. INTER is equivalent to RST 38 instruction. Connected to Z80 INT.	Page 1-22
LOAD	Load data recorded by MT-80Z DUMP command from audio tape recorder to MT-80Z memory. Format: Push LOAD, enter hexadecimal file name, push GO.	Page 1-25
NEXT	Increment displayed address, move to next register pair or flag group display.	Page 1-23
PC	Display user's program counter. User's PC can be changed prior to pressing GO or STEP.	Page 1-25
PREV	Decrement displayed address, move to previous register pair or flag group display.	Page 1-23
RELA	Calculate <u>and</u> store displacement for JR and DJNZ instructions. Format: Push RELA, enter address of JR or DJNZ instruction, push NEXT, enter destination of jump, push GO.	Page 1-23
RESET .	System reset, interfaced to $^{\prime}$ Z80 $\overline{\text{RST}}$ .	Page 1-21
STEP	Single instruction step key. Format: Press PC (or set address using ADDR), then STEP each instruction.	Page 1-26

Page 1-26

AF	BC	DE	HL	Dual numnosa kovs	Page 1-20
<b>A</b> F′	вс′	DE'	HL'	Dual purpose keys, used to input data and addresses. Push REG to select register pair and flag group	rage 1-20
ıx □	IY	SP	I-IF	displays.	
SZ·H	PNC	sz·h′	·PNC	REG	

#### SOURCE OBJ CODE **STATEMENT** 8E ADC A (HL) **DD8E05** ADC A'(IX+d) FD8E05 ADC A (IY+d) 8F ADC A,A 88 ADC A,B 89 ADC A,C 8A ADC A.D 88 ADC A.E 8C ADC A,H ADC A,L **8D** ADC A,N CE20 ED4A ADC HL.BC ED5A ADC HL, DE ED6A ADC HL,HL ADC HL,SP ED7A ADD A.(HL) 86 DD8605 (b+XI),A DDA FD8605 ADD A,(IY+d) 87 ADD A.A ADD A,B 80 81 ADD A.C ADD A.D 82 83 ADD A,E 84 ADD A,H 85 ADD A,L ADD A.N C620 09 ADD HL.BC 19 ADD HL, DE ADD HL,HL 29 ADD HL,SP 39 **DD09** ADD IX,BC **DD19** ADD IX,DE **DD29** ADD IX,IX **DD39** ADD IX,SP ADD IY,BC FD09 ADD IY, DE **FD19** ADD IY,IY **FD29 FD39** ADD IY SP A6 AND (HL) **DDA605** AND (IX+d) AND (IY+d) FDAF05 A7 AND A A0 AND B A1 AND C A2 AND D A3 AND E A4 AND H A5 AND L AND N E620 **CB46** BIT O (HL) **DDCB0546** BIT 0.(IX+d) **FDCB0546** BIT O(IY+d)

# Z80—CPU INSTRUCTIONS SORTED BY MNEMONIC

CB47 CB40 BIT 0,A CB40 BIT 0,B CB41 BIT 0,C CB42 BIT 0,D CB43 BIT 0,E CB44 BIT 0,L CB45 BIT 1,(HL) DDCB054E BIT 1,(IX+d) FDCB054E BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,C CB4B BIT 1,C CB4B BIT 1,C CB4C BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,C CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT 2,C CB55 BIT 3,(HL) DDCB055E BIT 3,(IX+d)
CB41 BIT 0,C CB42 BIT 0,D CB43 BIT 0,E CB44 BIT 0,H CB45 BIT 0,L CB4E BIT 1,(HL) DDCB054E BIT 1,(IX+d) FDCB054E BIT 1,(IX+d) FDCB054E BIT 1,C CB4F BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,C CB4A BIT 1,C CB4B BIT 1,E CB4C BIT 1,H CB4C BIT 1,L CB56 BIT 2,(IX+d) FDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,E CB51 BIT 2,C CB52 BIT 2,C CB53 BIT 2,C CB53 BIT 2,E CB54 BIT 2,L CB55 BIT 2,L
CB42 CB43 BIT 0,D CB43 BIT 0,E CB44 BIT 0,H CB45 BIT 1,L CB4E BIT 1,(HL) DDCB054E BIT 1,(IY+d) CB4F BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,D CB4B BIT 1,C CB4B BIT 1,E CB4C BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,C CB53 BIT 2,E CB54 BIT 2,H CB55 BIT 2,L CB55 BIT 3,(HL)
CB43 CB44 BIT 0,E CB45 BIT 0,L CB4E BIT 1,(HL) DDCB054E BIT 1,(IX+d) FDCB054E BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,C CB4A BIT 1,C CB4B BIT 1,C CB4B BIT 1,C CB4C BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,B CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,C CB53 BIT 2,C CB53 BIT 2,C CB54 BIT 2,H CB55 BIT 2,H CB55 BIT 2,H CB55 BIT 2,L CB55 BIT 3,(HL)
CB44 BIT 0,H CB45 BIT 0,L CB4E BIT 1,(HL) DDCB054E BIT 1,(IX+d) FDCB054E BIT 1,(IY+d) CB4F BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,C CB4A BIT 1,C CB4B BIT 1,E CB4C BIT 1,H CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,E CB51 BIT 2,C CB52 BIT 2,D CB53 BIT 2,E CB54 BIT 2,L CB55 BIT 2,L
CB45 CB4E  DDCB054E FDCB054E BIT 1,(IX+d) FDCB054E BIT 1,(IY+d) CB4F BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,C CB4B BIT 1,C CB4B BIT 1,C CB4B BIT 1,C CB4B BIT 1,C CB4C BIT 1,C CB4C BIT 2,(IX+d) CB56 BIT 2,(IX+d) FDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,A CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,C CB53 BIT 2,C CB53 BIT 2,E CB54 BIT 2,H CB55 BIT 2,L CB55
CB4E DDCB054E BIT 1,(IX+d) FDCB054E BIT 1,(IY+d) CB4F BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,C CB4B BIT 1,C CB4B BIT 1,C CB4C BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,B CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,C CB53 BIT 2,E CB54 BIT 2,H CB55 BIT 2,L CB55 BIT 2,H CB55 BIT 2,L CB55
DDCB054E BIT 1,(IX+d) FDCB054E BIT 1,(IY+d) CB4F BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,C CB4B BIT 1,E CB4C BIT 1,H CB4O BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,C CB53 BIT 2,C CB53 BIT 2,E CB54 BIT 2,L CB55 BIT 2,L
FDCB054E BIT 1,(IY+d) CB4F BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,D CB4B BIT 1,E CB4C BIT 1,H CB4O BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,C CB53 BIT 2,C CB53 BIT 2,E CB54 BIT 2,H CB55 BIT 2,L
CB4F BC48 BIT 1,A BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,D CB4B BIT 1,E CB4C BIT 1,H CB4D BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,IX+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT.2,E CB54 BIT 2,H CB55 BIT 2,H CB55 BIT 2,L CB55 BIT 2,L CB55 BIT 2,L CB55 BIT 2,H CB55 BIT 2,L CB55 BIT 2,L CB55 BIT 2,L CB55
BC48 BIT 1,B CB49 BIT 1,C CB4A BIT 1,C CB4B BIT 1,E CB4C BIT 1,H CB4D BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IX+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT 2,E CB54 BIT 2,H CB55 BIT 2,H CB55 BIT 2,L CB55 BIT 3,(HL)
CB49 CB4A BIT 1,C CB4B BIT 1,E CB4C BIT 1,H CB4D BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,C CB52 BIT 2,D CB53 BIT 2,H CB55 BIT 2,L CB55 BIT 3,(HL)
CB4A BIT 1.D CB4B BIT 1.E CB4C BIT 1.H CB4D BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT.2,E CB54 BIT 2,H CB55 BIT 2,L CB55 BIT 3.(HL)
CB4B BIT 1,E CB4C BIT 1,H CB4D BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT.2,E CB54 BIT 2,H CB55 BIT 2,L CB55 BIT 2,L CB55 BIT 2,L CB55 BIT 3,(HL)
CB4C BIT 1,H CB4O BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT.2,E CB54 BIT 2,H CB55 BIT 2,L CB55 BIT 2,L CB55 BIT 3,(HL)
CB4D BIT 1,L CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT.2,E CB54 BIT 2,H CB55 BIT 2,L CB55 BIT 3,(HL)
CB56 BIT 2,(HL) DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT.2,E CB54 BIT 2,H CB55 BIT 2,L CB55 BIT 3,(HL)
DDCB0556 BIT 2,(IX+d) FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT.2,E CB54 BIT 2,H CB55 BIT 2,L CB55 BIT 3,(HL)
FDCB0556 BIT 2,(IY+d) CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT.2,E CB54 BIT 2,H CB55 BIT 2,L CB5E BIT 3,(HL)
CB57 BIT 2,A CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT.2,E CB54 BIT 2,H CB55 BIT 2,L CB5E BIT 3,(HL)
CB50 BIT 2,B CB51 BIT 2,C CB52 BIT 2,D CB53 BIT. 2,E CB54 BIT 2,H CB55 BIT 2,L CB5E BIT 3,(HL)
CB51 BIT 2,C CB52 BIT 2,D CB53 BIT. 2,E CB54 BIT 2,H CB55 BIT 2,L CB5E BIT 3,(HL)
CB52 BIT 2,D CB53 BIT. 2,E CB54 BIT 2,H CB55 BIT 2,L CB5E BIT 3,(HL)
CB53 BIT. 2,E CB54 BIT 2,H CB55 BIT 2,L CB5E BIT 3,(HL)
CB55 BIT 2,L CB5E BIT 3,(HL)
CB55 BIT 2.L CB5E BIT 3.(HL)
CB55   BIT 2,L   CB5E   BIT 3,(HL)   DDCR055E   BIT 3,(14+4)
DDCR055F RIT 3 (1Y+4)
55 55 55 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
FDCB055E BIT 3,(IY+d)
CB5F BIT 3,A
CB58 BIT 3,B
CB59 BIT 3.C
CB5A BIT 3,D
CB5B BIT 3.E
CB5C BIT 3,H
CB5D BIT 3,L
CB66 5IT 4,(HL)
DDCB0566 BIT 4,(IX+d)
FDCB0566 BIT 4,(IY+d)
CB67 BIT 4,A
CB60 BIT 4,B
CB61 BIT 4,C
CB62 BIT 4,D
CB63 BIT 4,E
CB64 BIT 4,H
- CB65 BIT 4,L
CBGE BIT 5,(HL)

DDCB056E	BIT 5,(IX+d)
FDCB056E	BIT 5, (IY+d)
CB6F	BIT 5.A
CB68	BIT 5.B
CB69	BIT 5,C
CB6A	BIT 5.D
CB6B	BIT 5,E
CB6C	BIT 5,H
CB6D	BIT 5,L BIT 6,(HL)
CB76 DDCB0576	BIT 6,(IX+d)
FDCB0576	BIT 6,(IY+d)
C877	BIT 6,A
CB70	BIT 6,B
C871	BIT 6,C
CB72	BIT 6,D
CB73	BIT 6.E
CB74	BIT 6,H
CB75	BIT 6,L
CB7E	BIT 7 (HL)
DDCB057E	B(T 7 (IX+d)
FDCB057E	BIT 7,(IY+d)
CB7F	BIT 7.A
CB78	BIT 7.B
CB79	BIT 7.C
CB7A	BIT 7,D
CB78	BIT 7.E
CB7C	BIT 7,H
CB7D	BIT 7,L
DC8405	CALL C,NN
FC8405	CALL M,NN
D48405	CALL NC,NN
CD8405	CALL NN
C48405	CALL NZ,NN
F48405 EC8405	CALL PENN
E48405	CALL PE,NN. CALL PO,NN
CC8405	CALL Z,NN
3F	CCF
BE	CP (HL)
DDBE05	CP (IX+d)
FDBE05	CP (IY+d)
BF	CP A
B8	CP B
B9	CP C
BA	ČP D
88	CP E
BC	CP H

CDDO	OFC 2.C
CB39	RES 3,C
CB9A	RES 3,D
CB9B	RES 3.E
CB9C	RES 3,H
CB9D	RES 3,L
CBA5	RES 4.(HL)
DDCB05A6	RES 4.(IX+d)
FDCB05A6	RES 4,(1Y+d)
CBA7	RES 4,A
CBA0	RES 4.B
CBA1	RES 4,C
CBA2	RES 4,D
CBA3	RES 4.E
CBA4	RES 4,H
CBA5	RES 4, L
CBAE	RES 5,(HL)
DDCB05AE	RES 5 (IX+d)
FDCB05AE	RES 5 (IY+d)
CBAF	RES 5.A
CBA8	RES 5,B
CBA9	RES 5,C
CBAA	RES 5.D
CBAB	RES 5,E
CBAC	RES 5,H
CBAD	RES 5,L
CBB6	RES 6,(HL)
DDCB05B6	RES 6,(IX+d)
FDCB05B6	PES 6,(IY+d)
CBB7	RES 6,A
CBB0	RES 6,B
CBB1	RES 6,C
CBB2	RES 6.D
C883	RES 6,E
CBB4	RES 6,H
CB85	RES 6.L
	RES 7.(HL)
CBBE	NE9 / (NE)
DDCB058E	RES 7,(IX+d)
FDCB05BE	RES 7,(IY+d)
CBBF	RES 7.A
CBB8	RES 7.B
CBB9	RES 7,C
CBBA	RES 7,D
CBBB	RES 7.E
CBBC	RES 7,H
CBBD	RES 7,L
C9	RET
D8	RET C
F8	RETM

D0	RET NC
C0	RET NZ
F0	BLET P
2	
E8	RETPE
EO	RET PO
C8	RETZ
ED4D	RETI
ED45	RETN
CB16	RL (HL)
DDC80516	RL (IX+d)
FDCB0516	RL (IY+d)
CB17	RLA
CB10	RLB
CB11	RLC
CB12	RLD
CB13	RLE
CB14	RLH
CB15	RLL
1.7	RLA
C806	RLC (HL)
DDCB0506	RLC (IX+d)
FDCB0506	
	RLC (IY+d)
CB07	RLC A
CB00	RLC B
	ntio b
CB01	RLCC
CB02	RLC D
	0105
CB03	RLCE
CB04	HLC H
CB05	RLC L
07	RLCA
ED6F	RLD
CB1E	RR (HL)
DDCB051E	RR (IX+d)
FDCB051E	RR (IY+d)
CB1F	RRA
CB18	RRB
CB19	RRC
CB1A	RR D
CB1B	RRE
CB1C	RRH
CB1D	RRL
1F	RRA
CBOE	RRC (HL)
	nno (nt)
DDC8050E	RRC (IX+d)
FDCB050E	RRC (IY+d)
	200
CB0F	RRC A
CB08	RRC B
CB09	RRC C

CBGA	RRC D
CB0B	RRC E
CB0C	RRC H
CB0D	RRC L
0F	RRCA
ED67	RRD
C7	RST 0
D7	RST 10H
DF	RST 18H
E7	RST 20H
ĒF	RST 28H
F7	RST 30H
FF	RST 38H
CF	RST 8
9E	SBC A.(HL)
DD9E05	SBC A,(IX+d)
FD9E05	SBC A,(IX+d)
9F	SBC A.A
98	SBC A.B
99	SBC A.C
9A	SBC A.D
9B	SBC A.E
9C	SBC A,H
9D	SBC A,L
DE20	SBC A,N
ED42	SBC HL,BC
ED52	SBC HL,DE
ED62	SBC HL,HL
ED72	SBC HL,SP
37	SCF
CBC6	SET O.(HL)
DDCB05C6	SET O,(IX+d)
FDCB05C6	SET O.(IY+d)
CBC7	SET O.A
CBCO	SET O.B
CBC1	SET O,C
CBC2	SET O,D
CBC3	SET O.E
CBC4	SET 0,H
CBC5	SET O.L
CBCE	SET 1,(HL)
DDCB05CE	SET 1,(IX+d)
FDCB05CE	SET 1,(IY+d)
CBCF	SET 1,A
CBC8	SET 1.B
CBC9	SET 1,C
CBCA	SET 1,D
CBCB	SET 1,E
	· · · -

## FD4E05	DD4E05	LD C.(IX+d)
48 49 49 40 40 40 40 40 40 40 40 40 40 40 40 40		
49 4A 4D 4B 4C 4D		
4A LD C,D 4B LD C,E 4C LD C,H 4D C,L 0E20 LD C,N 56 LD D,(HL) DD5605 LD D,(IX+d) FD5605 LD D,(IY+d) 57 LD D,A 50 LD D,B 51 LD D,C 52 LD D,D 53 LD D,E 54 LD D,H 55 LD D,L 1620 LD D,N ED588405 LD DE,(NN) 118405 LD E,(IX+d) FD5E05 LD E,(IX+d) FD5E05 LD E,(IX+d) FD5E05 LD E,(IY+d) 57 LD E,A 58 LD E,B 59 LD E,C 5A LD E,B 59 LD E,C 5A LD E,B 59 LD E,C 5A LD E,B 66 LD H,(IX+d) FD6605 LD H,(IX+d)		LD C.B
4B 4C 4D		
4C LD C,H 4D LD C,L 0E20 LD C,N 56 LD D,(HL) DD5605 LD D,(IX+d) FD5605 LD D,(IY+d) 57 LD D,A 50 LD D,B 51 LD D,C 52 LD D,D 53 LD D,F 54 LD D,H 55 LD D,L 1620 LD D,N ED588405 LD E,(IX+d) FD5E05 LD E,(IX+d) FD5E05 LD E,(IX+d) FD5E05 LD E,(IX+d) FD5E05 LD E,C 58 LD E,B 59 LD E,C 5A LD E,B 59 LD E,C 5A LD E,B 59 LD E,C 5A LD E,B 66 LD H,(IX+d) FD6605 LD H,(IX+d)		LD C.E
4D		
DD   DD   DD   DD   DD   DD   DD   D		LD C,L
DD5605	0E20	
FD5605 LD D:(IY+d) 57 LD D.A 50 LD D.B 51 LD D.C 52 LD D.D 53 LD D.F 54 LD D.H 55 LD D.L 1620 LD D.N ED588405 LD DE:(NN) 118405 LD E:(NN) 5E LD E:(HL) DD5E05 LD E:(IY+d) FD5E05 LD E:(IY+d) 5F LD E.A 58 LD E.B 59 LD E.C 5A LD E.B 66 LD H:(HL) DD6605 LD H:(IX+d) FD6605 LD H:(IX+d) FD6605 LD H:(IY+d) 67 LD H.B 61 LD H.B 61 LD H.B 63 LD H.C 64 LD H.B 65 LD H.H 65 LD H.N 288405 LD H.(NN) 218405 LD H.NN	56	
57 LD D,A 50 LD D,B 51 LD D,C 52 LD D,D 53 LD D,F 54 LD D,H 55 LD D,L 1620 LD D,N ED5B8405 LD DE,(NN) 118405 LD E,(NN) 5E LD E,(HL) DD5E05 LD E,(IY+d) FD5E05 LD E,(IY+d) 5F LD E,A 58 LD E,B 59 LD E,C 5A LD E,B 59 LD E,C 5A LD E,B 50 LD E,L 1E20 LD E,N 1E20 LD E,N 66 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,B 61 LD H,B 61 LD H,B 63 LD H,C 64 LD H,B 65 LD H,R 65 LD H,N 288405 LD H,(NN) 218405 LD H,NN	DD560 <del>5</del>	
50 LD D,B 51 LD D,C 52 LD D,D 53 LD D,F 54 LD D,H 55 LD D,L 1620 LD D,N ED588405 LD DE,(NN) 118405 LD E,(NN) 5E LD E,(HL) DD5E05 LD E,(IY+d) 5F LD E,A 58 LD E,B 59 LD E,C 5A LD E,B 59 LD E,C 5A LD E,B 59 LD E,C 5A LD E,B 50 LD E,E 5C LD E,H 5D LD E,H 66 LD H,(IX+d) FD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,B 61 LD H,B 61 LD H,B 61 LD H,B 61 LD H,C 62 LD H,H 65 LD H,L 2620 LD H,N 218405 LD H,(NN) 218405 LD HL,NN		
51 LD D.C 52 LD D.D 53 LD D.F 54 LD D.H 55 LD D.L 1620 LD D.N ED5B8405 LD DE.(NN) 118405 LD E.(HL) DD5E05 LD E.(IX+d) FD5E05 LD E.(IY+d) 5F LD E.A 58 LD E.B 59 LD E.C 5A LD E.B 59 LD E.C 5A LD E.B 50 LD E.H 5D LD E.H 5D LD E.H 66 LD H.(HL) DD6605 LD H.(IX+d) FD6605 LD H.(IX+d)		
52 LD D.D. 53 LD D.F 54 LD D.H 55 LD D.L 1620 LD D.N ED5B8405 LD DE.(NN) 118405 LD E.(HL) DD5E05 LD E.(IX+d) FD5E05 LD E.(IY+d) 5F LD E.A 58 LD E.B 59 LD E.C 5A LD E.B 59 LD E.C 5A LD E.B 59 LD E.C 5A LD E.B 50 LD E.H 5D LD E.H 66 LD H.(HL) DD6605 LD H.(IX+d) FD6605 LD H.(IX+d)		-
53 LD D,E 54 LD D,H 55 LD D,L 1620 LD D,N ED5B8405 LD DE,(NN) 118405 LD E,(NN) 5E LD E,(HL) DD5E05 LD E,(IY+d) 5F LD E,A 58 LD E,B 59 LD E,C 5A LD E,E 5C LD E,H 5D LD E,L 1E20 LD E,N 66 LD H,(HL) DD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,B 61 LD H,C 62 LD H,C 63 LD H,E 64 LD H,E 65 LD H,N 288405 LD H,(NN) 218405 LD H,NN		
54 LD D,H 55 LD D,L 1620 LD D,N ED5B8405 LD DE,(NN) 118405 LD E,(NN) 5E LD E,(HL) DD5E05 LD E,(IY+d) 5F LD E,A 58 LD E,B 59 LD E,C 5A LD E,E 5C LD E,H 5D LD E,L 1E20 LD E,N 66 LD H,(HL) DD6605 LD H,(IX+d) FD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,B 61 LD H,C 62 LD H,C 63 LD H,C 64 LD H,L 65 LD H,N 288405 LD H,(NN) 218405 LD HL,NN		•
55 LD D.L 1620 LD D.N ED5B8405 LD DE.(NN) 118405 LD E.(NN) 5E LD E.(HL) DD5E05 LD E.(IX+d) FD5E05 LD E.(IY+d) 5F LD E.A 58 LD E.B 59 LD E.C 5A LD E.B 59 LD E.C 5A LD E.B 50 LD E.E 5C LD E.H 5D LD E.L 1E20 LD E.N 66 LD H.(HL) DD6605 LD H.(IX+d) FD6605 LD H.(IX+d)		
1620 LD D,N ED5B8405 LD DE,(NN) 118405 LD E,NN 5E LD E,(HL) DD5E05 LD E,(IX+d) FD5E05 LD E,(IY+d) 5F LD E,A 58 LD E,B 59 LD E,C 5A LD E,D 5B LD E,E 5C LD E,H 5D LD E,L 1E20 LD E,N 66 LD H,(IX+d) FD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 218405 LD H,(NN) 218405 LD HL,NN		
ED5B8405 LD DE (NN)  118405 LD CE NN  5E LD E (HL)  DD5E05 LD E (IX+d)  FD5E05 LD E (IY+d)  5F LD E.A  58 LD E.B  59 LD E.C  5A LD E.D  5B LD E.E  5C LD E.H  5D LD E.L  1E20 LD E.N  66 LD H.(IX+d)  FD6605 LD H.(IX+d)  FD6005 L	-	
118405 LD CE,NN  5E LD E,(HL)  DD5E05 LD E,(IX+d)  FD5E05 LD E,(IY+d)  5F LD E,A  58 LD E,B  59 LD E,C  5A LD E,D  5B LD E,E  5C LD E,H  5D LD E,L  1E20 LD E,N  66 LD H,(IX+d)  FD6605 LD H,(IX+d)  FD6605 LD H,(IX+d)  FD6605 LD H,B  61 LD H,B  61 LD H,C  62 LD H,D  63 LD H,E  64 LD H,H  65 LD H,H  65 LD H,N  288405 LD H,NN		
5E		
DD5E05 LD E,(IX+d) FD5E05 LD E,(IY+d)  SF LD E,A  58 LD E,B  59 LD E,C  5A LD E,E  5C LD E,H  5D LD E,L  1E20 LD E,N  66 LD H,(IX+d) FD6605 LD H,(IX+d) FD6605 LD H,(IY+d)  67 LD H,A  60 LD H,B  61 LD H,C  62 LD H,D  63 LD H,E  64 LD H,H  65 LD H,N  288405 LD H,(NN)  218405 LD HL,NN		
FD5E05 LD E,(IY+d)  5F LD E,A  58 LD E,B  59 LD E,C  5A LD E,D  5B LD E,E  5C LD E,H  5D LD E,L  1E20 LD E,N  66 LD H,(IX+d)  FD6605 LD H,(IX+d)  FD6605 LD H,(IY+d)  67 LD H,A  60 LD H,B  61 LD H,C  62 LD H,D  63 LD H,E  64 LD H,H  65 LD H,L  2620 LD H,N  288405 LD H,(NN)  218405 LD HL,NN	DD5E05	LD E,(IX+d)
58 LD E,B 59 LD E,C 5A LD E,D 5B LD E,E 5C LD E,H 5D LD E,L 1E20 LD E,N 66 LD H,(HL) DD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 218405 LD H,(NN)	FD5E05	LD E,(IY+d)
59 LD E,C 5A LD E,D 5B LD E,E 5C LD E,H 5D LD E,L 1E20 LD E,N 66 LD H,(HL) DD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 218405 LD HL,(NN)	5F	
5A LD E,D 5B LD E,E 5C LD E,H 5D LD E,L 1E20 LD E,N 66 LD H,(IX+d) FD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 218405 LD H,(NN)	58	
5B LD E,E 5C LD E,H 5D LD E,L 1E20 LD E,N 66 LD H,(IX+d) PD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 218405 LD H,(NN)		
5C LD E,H 5D LD E,L 1E20 LD E,N 66 LD H,(HL) DD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 218405 LD H,NN		· ·
5D LD E,L 1E20 LD E,N 66 LD H,(HL) DD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 218405 LD HL,(NN)		
1E20 LD E,N 66 LD H,(HL) DD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 2A8405 LD H,N 218405 LD H,NN	-	
66 LD H (HL) DD6605 LD H (IX+d) FD6605 LD H (IY+d) 67 LD H A 60 LD H B 61 LD H C 62 LD H D 63 LD H E 64 LD H H 65 LD H L 2620 LD H N 248495 LD H L (NN) 218405 LD H L NN		
DD6605 LD H,(IX+d) FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 2A8495 LD HL,(NN) 218405 LD HL,NN		
FD6605 LD H,(IY+d) 67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 2A8405 LD HL,(NN) 218405 LD HL,NN	• -	
67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 2A8405 LD HL,(NN) 218405 LD HL,NN		
60 LD HB 61 LD H.C 62 LD H.D 63 LD H.E 64 LD H.H 65 LD H.L 2620 LD H.N 2A8495 LD HL,(NN) 218405 LD HL,NN		
61 LD H.C 62 LD H.D 63 LD H.E 64 LD H.H 65 LD H.L 2620 LD H.N 2A8405 LD HL.(NN) 218405 LD HL,NN		·
62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,N 2A8405 LD HL,(NN) 218405 LD HL,NN		LD H.C
64 LD H,H 65 LD H,L 2620 LD H,N 2A8405 LD HL,(NN) 218405 LD HL,NN		LD H,D
65 LD H,L 2620 LD H,N 2A8495 LD HL,(NN) 218405 LD HL,NN	63	
2620 LD H,N 2A8495 LD HL,(NN) 218405 LD HL,NN	64	
2A8495 LD HL,(NN) 218405 LD HL,NN	_	
218405 LD HL,NN		
ED47 LU 1;A	•	
	EU4/	LU I;A

DD2A8405	LD IX,(NN)
DD218405	LD IX,NN
FD2A8405	LD IY,(NN)
FD218405	LD IY,NN
6 <b>E</b>	LD L.(HL)
DD6E05	LD L,(IX+d)
FD6E05	LD L,(IY+d)
6F	LD L,A
68	LD L,B
69	LD L,C
6A	LD L.D
6B	LD L.E
6C	LD L,H
6D	LD L.L
2E20	LD L.N.
ED7B8405	LD SP.(NN)
F9	LD SP,HL LD SP,IX
DDF9	LD SP,IX
FDF9	LD SP.NN
318405 EDA8	LDD
EDB8	LDDR
EDA0	LDI
EDB0	LDIR
ED44	NEG
00	NOP
B6	OR (HL)
DDB605	OR (IX+d)
FDB605	OR (IY+d)
87	OR A
80	OR B
B1	OR C
B2	ORD
<b>B3</b>	OR E
84	OR H
85	OR L
F620	OR N
EDBB	OTDR
ED83	OTIR
ED79	OUT (C),A
ED41	OUT (C),B
ED49	OUT (C),C OUT (C),D
ED51	
ED59	OUT (C),E OUT (C),H
ED61	OUT (C),H OUT (C),L
ED69	OUT (N),A
D320	OUTD
EDAB	0010

EDA3	OUTI
F1	POP AF
ci	POP BC
D1	POP DE
-	POP HL
E1	POPIX
DDE1	POPIY
FDE1	
F5	PUSH AF
C5	PUSH BC
D5	PUSH DE
E5	PUSH HL
DDE5	PUSH IX
FDE5	PUSH IY
CB86	RESO,(HL)
DDCB0586	RES O.(IX+d)
FDCB0586	RES 0,(IY+d)
CB87	RES O,A
CB80	RES O,B
CB81	RES O,C
CB82	RES 0,D
CB83,	RES O, F
CB84	RES O.H
C885	RES O.L
CB8E	RES 1 (HL)
DDCB058E	RES 1.(IX+d)
FDCB. 3E	RES.1,(1Y+d)
CB8F	RES 1.A
CB88	RES 1,B
CB89	RES 1,C
CB8A	RES 1.D
	RES 1,E
CB8B	
CB8C	RES 1,H
CB8D	RES 1.L
CB96	RES 2 (HL)
DDCB0596	RES 2 (IX+d)
FDCB0596	RES 2,(IY+d)
CB97	RES 2,A
CB90	RES 2.B
CB91	RES 2,C
CB92	RES 2,D
CB93	RES 2,E
CB94	RES 2,H
CB95	RES 2,L
CB9E	RES 3,(HL)
DDCB059E	RES 3,(1X+d)
FDCB059E	RES 3,(IY+d)
CB9F	RES 3,A
CB98	RES 3,B

سيجب بمريه		79
BD	- CP L	1
FE20	CP N	1
EDA9	CPD.	•
	CPDR	1
ED89		1
EDA1	CPI	ı
EDB1	CPIR	1
2F	CPL	1
27	DAA	
	DEC (HL)	
35		1
DD3505	DEC (IX+d)	•
FD3505	DEC (IY+d)	1
3D	DEC A	ı
. 05	DEC B	1
08	DEC BC	
	DECC	1
00		1
15	DEC D	ı
18	DEC DE	•
10	DECE	1
25	DEC H	
	DECHL	ı
28	DECHL	
DD28	DECIX	
FD2B	DECIY	1
2D	DECL	1
3B	DEC SP	1
	DI	1
F3	-	I
102E	DINZ DIS	
FB	EI	ı
E3	EX (SP).HL	1
DDE3	EX (SP).1X	1
<b>T</b>	EX (SP),IY	1
FDE3	•	- 1
08	EX AF AF	ı
EB	EX DE HL	•
D <b>9</b>	EXX	1
76	HALT	1
	IM 0	
ED46		•
ED56	IM 1	ı
ED5E	IM 2	į
ED78	IN A,(C)	
DB20	IN A.(N)	
<b>y</b>	IN B,(C)	ı
ED40		1
ED48	IN C.(C)	- 1
E D50	IN D,(C)	
· £058	IN E,(C)	
ED60	IN H,(C)	1
	IN L.(C)	
£ D68		
34	INC (HL)	
DD3405	INC (IX+d)	1
FD3405	INC (IY+d)	
		ئيد

3C INC A 04 INC B 03 INC BC 0C INC C 14 INC D 13 INC DE 1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDBA INDR EDBA INDR EDBA INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C.NN FA8405 JP NC.NN C38405 JP NC.NN C38405 JP NC.NN C38405 JP NN C28405 JP NN C28405 JP P.NN E28405 JP PO.NN C28405 JP PO.NN C28405 JP PO.NN C38405 JP PO.NN C28405 JP C.DIS 302E JR C.DIS 302E JR C.DIS 302E JR NC.DIS		
04 INC B 03 INC BC 0C INC C 14 INC D 13 INC DE 1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IX FD23 INC SP EDAA IND EDBA INDR EDBA INDR EDBA INDR EDBA INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IX) FDE9 JP (IX) FDE9 JP NN C28405 JP NC NN C38405 JP NC NN C38405 JP NC NN C28405 JP NZ NN F28405 JP P NN E28405 JP NC DIS 382E JR NC DIS 302E JR NC DIS 302E JR NC DIS 202E JR NZ DIS C02 LD (BC), A C0 (DE), A C0 (DE), A C0 (DE), A C1 (D (HL), D C1 (D	3C	INC A
OC INC C 14 INC D 13 INC DE 1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDBA INIR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C.NN FA8405 JP NC.NN C28405 JP NC.NN C28405 JP NZ.NN C28405 JP NZ.NN C28405 JP P.NN C28405 JP P.NN E28405 JP PO.NN C28405 JP PO.NN C28405 JP PO.NN C28405 JP PO.NN C28405 JP PO.NN E28405 JP C.DIS IR C.DIS I		INC B
14 INC D 13 INC DE 1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDBA INIR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP NONN FA8405 JP NONN C28405 JP PONN E28405 JP PONN E28405 JP PONN E28405 JP PONN E28405 JP COIS 182E JR COIS 182C LD (BC), A 10 (HL), B 11 LD (HL), B 11 LD (HL), C 12 LD (HL), C 13 LD (HL), C 14 LD (HL), C 15 LD (HL), C 16 (IX+d), A 17 LD (IX+d), C 16 (IX+d), C 17 LD (IX+d), C 18 LD (IX+d), C	03	INC BC
13 INC DE 1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDBA INIR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C.NN FA8405 JP NC.NN C38405 JP NC.NN C38405 JP NZ.NN C28405 JP NZ.NN F28405 JP P.NN E28405 JP P.NN E28405 JP PO.NN E28405 JP PO.NN E28405 JP PO.NN C38405 JP PO.NN E28405 JP PO.NN E28405 JP PO.NN E28405 JP C.DIS 382E JR C.DIS 182E JR DIS 302E JR NC.DIS 182E JR DIS 302E JR NC.DIS 202E JR NC.DIS	OC	INC C
1C	- 14	INC D
24 INC H 23 HNC HL DD23 INC IX FD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDBA2 INIR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C.NN FA8405 JP M.NN D28405 JP NC.NN C38405 JP NZ.NN C28405 JP NZ.NN F28405 JP PO.NN E28405 JP C.DIS 382E JR C.DIS 382E JR C.DIS 382E JR NZ.DIS 302E JR NZ.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202 LD (BC).A 77 LD (HL).B 71 LD (HL).B 71 LD (HL).C 72 LD (HL).C 73 LD (HL).C 74 LD (HL).L 3620 LD (HL).N DD7705 LD (IX+d).B DD7105 LD (IX+d).C	13	INC DE
23	1C	INC E
DD23		INC H
FD23 INC IY INC L 33 INC SP EDAA IND EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C, NN FA8405 JP NC, NN C38405 JP NC, NN C28405 JP NZ, NN F28405 JP P, NN E28405 JP PO, NN E28405 JP Z, NN 382E JR C, DIS 182E JR C, DIS 182E JR NC, DIS 202E JR NZ, DIS 202E JR N	23	INC HL
2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C NN FA8405 JP NC NN C38405 JP NC NN C28405 JP NZ NN F28405 JP P NN E28405 JP P O NN C382E JR C,DIS 182E JR C,DIS 182E JR NC,DIS 202E JR NC,DIS 202E JR NZ,DIS 202E LD (BC),A 20 (DE),A 21 LD (HL),B 21 LD (HL),B 22 LD (HL),B 23 LD (HL),B 24 LD (HL),C 25 LD (HL),C 26 LD (HL),D 27 LD (HL),C 27 LD (HL),C 28 LD (HL),C 29 LD (HL),C 20 LD (HL),C 20 LD (HL),C 21 LD (HL),C 22 LD (HL),C 23 LD (HL),C 24 LD (HL),C 25 LD (HL),C 26 LD (HL),C 27 LD (HL),C 28 LD (HL),C 28 LD (HL),C 29 LD (HL),C 20 LD (HL),C 20 LD (HL),C 21 LD (HL),C 21 LD (HL),C 22 LD (HL),C 23 LD (HL),C 24 LD (HL),C 25 LD (HL),C 26 LD (HL),C 26 LD (HL),C 27 LD (HL),C 28 LD (HL),C		
33 INC SP EDAA IND EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C NN FA8405 JP NC NN C38405 JP NC NN C28405 JP NZ NN F28405 JP P NN E28405 JP P O NN C382E JR C,DIS 182E JR C,DIS 182E JR NC,DIS 202E JR NC,DIS 2	FD23	INC IY
EDAA IND EDBA INDR EDAZ INI EDBZ INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C NN FA8405 JP NC NN C38405 JP NC NN C38405 JP NN C28405 JP NN EA8405 JP P.NN EA8405 JP Z.NN 382E JR C.DIS 182E JR C.DIS 182E JR NC.DIS 202E JR NC		INC L
EDBA INDR EDA2 INI EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C.NN FA8405 JP NC.NN C38405 JP NC.NN C38405 JP NZ.NN F28405 JP P.NN EA8405 JP PE.NN EA8405 JP PE.NN EA8405 JP Z.NN 382E JR C.DIS 182E JR DIS 302E JR NC.DIS 202E JR NZ.DIS 202 LD (BC).A 12 LD (HL).A 70 LD (HL).B 71 LD (HL).B 71 LD (HL).C 72 LD (HL).C 73 LD (HL).E 74 LD (HL).L 3620 LD (IX+d).A DD7705 LD (IX+d).B DD7105 LD (IX+d).C		
EDA2 INI EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C.NN FA8405 JP NC.NN C38405 JP NC.NN C38405 JP NZ.NN F28405 JP P.NN EA8405 JP PE.NN EA8405 JP PE.NN EA8405 JP Z.NN 382E JR C.DIS 182E JR DIS 302E JR NC.DIS 202E JR NZ.DIS 202 LD (BC).A 12 LD (HL).A 77 LD (HL).B 71 LD (HL).B 71 LD (HL).C 72 LD (HL).C 73 LD (HL).E 74 LD (HL).L 3620 LD (IX+d).A DD7705 LD (IX+d).B DD7105 LD (IX+d).C		
EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C.NN FA8405 JP M.NN D28405 JP NC.NN C38405 JP NZ.NN F28405 JP NZ.NN F28405 JP PE.NN EA8405 JP PE.NN EA8405 JP PE.NN EA8405 JP Z.NN 382E JR C.DIS 182E JR DIS 302E JR NC.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202 LD (BC).A 12 LD (HL).A 77 LD (HL).B 71 LD (HL).B 71 LD (HL).C 72 LD (HL).C 73 LD (HL).E 74 LD (HL).L 3620 LD (IX+d).A DD7705 LD (IX+d).B DD7105 LD (IX+d).C		
E9		
DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C.NN FA8405 JP M.NN D28405 JP NC.NN C38405 JP NZ.NN F28405 JP P.NN EA8405 JP PE.NN EA8405 JP PE.NN EA8405 JP PO.NN CA8405 JP Z.NN 382E JR C.DIS 182E JR DIS 302E JR NC.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202 LD (BC).A 12 LD (HL).A 77 LD (HL).B 71 LD (HL).B 71 LD (HL).C 72 LD (HL).C 73 LD (HL).E 74 LD (HL).L 3620 LD (IX+d).A DD7705 LD (IX+d).B DD7105 LD (IX+d).C		
FDE9 JP (IY) DA8405 JP C.NN FA8405 JP M.NN D28405 JP NC.NN C38405 JP NZ.NN F28405 JP NZ.NN F28405 JP P.NN EA8405 JP PE.NN EA8405 JP PE.NN EA8405 JP Z.NN 382E JR C.DIS 182E JR DIS 302E JR NC.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202E JR NZ.DIS 202 LD (BC),A 12 LD (HL),A 70 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),E 74 LD (HL),E 75 LD (HL),L 3620 LD (IX+d),A DD7705 LD (IX+d),A DD7705 LD (IX+d),B DD7105 LD (IX+d),C		
DA8405 FA8405 JP C.NN FA8405 D28405 JP NC.NN C38405 JP NZ.NN F28405 JP P.NN EA8405 JP PE.NN E28405 JP PO.NN CA8405 JP Z.NN 382E JR C.DIS 182E JR C.DIS 182E JR NC.DIS 202E JR NZ.DIS 202E JR NZ.DIS 282E JR Z.DIS 02 LD (BC),A LD (HL),A TO LD (HL),B T1 LD (HL),C T2 LD (HL),C T3 LD (HL),E LD (HL),H T5 LD (HL),L T5 LD (HL),L T6 T6 T7 LD (HL),L T7 LD (HL),L T8 T6 LD (HL),L T7 LD (HL),L T8 T6 LD (HL),L T8 T7 LD (HL),L T8 T8 LD (HL),L T8 LD (HL),L T8 LD (HL),L T9 L		
FA8405 D28405 D28405 D28405 JP NC.NN C38405 JP NZ.NN F28405 JP P.NN EA8405 JP PE.NN E28405 JP PO.NN CA8405 JP Z.NN 382E JR C.DIS 182E JR C.DIS 182E JR NC.DIS 202E JR NZ.DIS 202E JR NZ.DIS 282E JR Z.DIS 02 LD (BC),A LD (HL),A TO LD (HL),B T1 LD (HL),C T2 LD (HL),C T3 LD (HL),E LD (HL),L T5 LD (HL),L T5 LD (HL),L T6 D07705 LD (IX+d),A LD (IX+d),A LD (IX+d),C LD (IX+d),C LD (IX+d),C LD (IX+d),C		JP (IT)
D28405 C38405 C38405 C28405 JP NN C28405 JP NZ,NN F28405 JP PE,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR C,DIS 182E JR NC,DIS 202E JR NZ,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (HL),A 70 LD (HL),B 71 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),L 3620 LD (HL),L 3620 LD (IX+d),A LD (IX+d),A LD (IX+d),A LD (IX+d),C LD (IX+d),C		JP C,IVIV
C38405 JP NN C28405 JP NZ,NN F28405 JP P,NN EA8405 JP PE,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR NC,DIS 302E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),C 75 LD (HL),L 3620 LD (HL),L 3620 LD (IX+d),A DD7705 LD (IX+d),A DD7705 LD (IX+d),C		IP NO NN
C28405 JP NZ,NN F28405 JP P,NN EA8405 JP PE,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR NC,DIS 202E JR NZ,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),C 75 LD (HL),C 76 LD (HL),C 77 LD (HL),C 78 LD (HL),C 79 LD (HL),C 70 LD (HL),C 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),C 75 LD (HL),C 76 LD (HL),C 77 LD (HL),C 78 LD (HL),C 79 LD (HL),C 10 LD (HL),C 11 LD (HL),C 12 LD (HL),C 13 LD (HL),C 14 LD (HL),C 15 LD (HL),C 16 LD (HL),C 17 LD (HL),C 17 LD (HL),C 18 LD (HL)		IP NIN
F28405 JP P.NN EA8405 JP PE.NN E28405 JP PO.NN CA8405 JP Z.NN 382E JR C.DIS 182E JR NC.DIS 302E JR NC.DIS 202E JR NZ.DIS 282E JR Z.DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),E 75 LD (HL),L 3620 LD (HL),L 3620 LD (IX+d),A DD7705 LD (IX+d),A DD7705 LD (IX+d),C	C38405	
EA8405 JP PE NN E28405 JP PO NN CA8405 JP Z NN 382E JR C,DIS 182E JR NC,DIS 302E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),E 75 LD (HL),L 3620 LD (HL),L 3620 LD (IX+d),A DD7705 LD (IX+d),A DD7105 LD (IX+d),C		JP P NN
E28405 JP PO.NN CA8405 JP Z.NN 382E JR C.DIS 182E JR DIS 302E JR NC.DIS 202E JR NZ.DIS 282E JR Z.DIS 02 LD (BC).A 12 LD (DE).A 77 LD (HL).A 70 LD (HL).B 71 LD (HL).C 72 LD (HL).C 73 LD (HL).C 74 LD (HL).E 75 LD (HL).H 75 LD (HL).L 3620 LD (HL).N DD7705 LD (IX+d).A DD7005 LD (IX+d).B DD7105 LD (IX+d).C		
CA8405 JP Z,NN  382E JR C,DIS  182E JR DIS  302E JR NC,DIS  202E JR NZ,DIS  282E JR Z,DIS  02 LD (BC),A  12 LD (DE),A  77 LD (HL),A  70 LD (HL),B  71 LD (HL),C  72 LD (HL),C  73 LD (HL),E  74 LD (HL),H  75 LD (HL),L  3620 LD (HL),N  DD7705 LD (IX+d),A  DD7105 LD (IX+d),C		
382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C	•	JP Z.NN
182E JR DIS 302E JR NC.DIS 202E JR NZ.DIS 282E JR Z.DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		JR C.DIS
302E JR NC.DIS 202E JR NZ.DIS 282E JR Z.DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
282E JR Z.DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		JR NZ DIS
02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7105 LD (IX+d),B DD7105 LD (IX+d),C		JR Z.DIS
77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7105 LD (IX+d),B DD7105 LD (IX+d),C		LD (BC),A
77 LD (HL), A 70 LD (HL), B 71 LD (HL), C 72 LD (HL), D 73 LD (HL), E 74 LD (HL), H 75 LD (HL), L 3620 LD (HL), N DD7705 LD (IX+d), A DD7005 LD (IX+d), B DD7105 LD (IX+d), C	12	LD (DE),A
70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		LD (HL),B
72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		LD (HL),C
73 LD (HL) E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		LD (HL),D
75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		LD (HL),E
3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C	74	LD (HL),H
DD7705 LD (IX+d) A DD7005 LD (IX+d) B DD7105 LD (IX+d) C	75	
DD7005 LD (IX+d) B DD7105 LD (IX+d) C	3620	
DD7105 LD (IX+d),C	· DD7705	
	DD7005	
DD7205 LD (IX+d),D		
	DD7205	LD ((X+d),D

DD7305	LD (1X+d),E
DD7405	LD (IX+d),H
DD7505	LD (IX+d),L
DD360520	LD (IX+d),N
FD7705	LD (IY+d),A
FD7005	LD (IY+d).B
FD7105	LD (IY+d),C
FD7205	LD (IY+d).D
FD7305	LD (IY+d).E
FD7405	LD (IY+d),H
FD7505	LD (IY+d),L
FD360520	LD (IY+d),N
328405	LD (NN),A LD (NN),BC
ED438405	LD (NN).DE
ED538405	LD (NN).HL
228405	LD (NN),IX
DD228405 FD228405	LD (NN),IY
ED738405	LD (NN),SP
0A	LD A (BC)
1A	LU A (DE)
7E	LD A.(HL)
DD7E05	LD A,(IX+d)
FD7E05	LD A,(IY+d)
3A8405	LD A,(NN)
7 <b>F</b>	LD A.A
78	LD A,B
79	LD A,C
7A	LD A.D
78	LD A,E
7C	LD A,H
ED57	LD A.I
7D	LD A,L LD A;N
3E20	LD B,(HL)
46 DD4605	LD B,(IX+d)
FD4605	LD B.(IY+d)
47	LD B,A
40	LD B,B
41	LD B,C
42	LD B.D
43	LD B,E
44	LD B,H,NN
45	LD B,L
0620	LD B,N
ED488405	LD BC,(NN)
018405	LD BC NN
4F	LD C (HL)

CBCC	SET 1,H
CBCD	SET 1,L
CBD6	SET 2,(HL)
DDCB05D6	SET 2.(1X+d)
	SET 2,(IY+d)
FDCB05D6	SET 2,A
CBD7	SE 1 2,A
CBD0	SET 2,B
CBD1	SET 2,C SET 2,D
CBD2	SET 2,D
CBD3	SET 2,E
CBD4	SET 2,H
CBD5	SET 2.L
CBD8	SET 2,L SET 3,B
CBDE	SET 3,(HL)
DUCBUSUE	SET 3,(IX+d) SET 3,(IY+d)
EDCR020E	351 3,111 101
CBDF	SET 3,A
CBD9	SET 3,C
CBDA	SET 3.D
CBDB	SET 3,E
CBDC	SET 3,H SET 3,L
CBDD	SET 3.L
CBE6	SET 4.(HL)
DDCB05E6	SET 4,(IX+d)
FDCB05E6	SET 4,(1Y+d)
	SET 4.A
CBE7	SET 4.B
CBEO	
CBE1	SET 4.C
CBE2	SET 4,D
CBE3	SET 4.E
CBE4	SET 4,H
CBE5	SET 4.L
CBEE	SET 5 (HL)
DDCB05EE	
FDCB05EE	SET 5,(IY+d)
	SET 5,A
CBEF	SET 5,B
CBE8	3E 1 3,6
CBE9	SET 5,C
CBEA	SET 5,D
CBEB	SET 5,E
CBEC	SET 5,H
CBED	SET 5,L
CBF6	SET 6,(HL)
DDCB05F6	SET 6,(IX+d)
FDCB05F6	
	SET 6.A
CBF7	
CBFO	SET 6.B
CBF1	SET 6.C

```
SET 5,D
CBF2
            SET 6.E
CBF3
CBF4
            SET 6.H
            SET 6,L
CBF5
            SET 7,(HL)
CBFE
DDCB05FE
            SET 7.(IX+d)
FDCB05FE
            SET 7 (1Y+d)
            SET 7.A
CBFF
            SET 7.B
CBF8
            SET 7,C
CBF9
            SET 7.D
CBFA
            SET 7.E
CBFB
CBFC
            SET 7.H
CBFD
            SET 7.L
            SLA (HL)
CB26
            SLA (IX+d)
DDC80526
FDCB0526
            SLA (IY+d)
            SLA A
CB27
            SLA B
CB20
            SLA C
CB21
            SLA D
CB22
            SLA E
CB23
            SLA H
CB24
            SLA L
C825
            SRA (HL)
CB2E
DDCB052E
            SRA (IX+d)
            SRA (IY+d)
FDCB052E
            SRA A
CB2F
            SRA B
CB28
            SRA C
CB29
             SRA D
CB2A
             SRA E
CB2B
             SRA H
CB2C
             SRA L
CB2D
             SRL (HL)
CB3E
             SRL (IX+d)
DDC8053E
             SRL (IY+d)
FDCB053E
             SRL A
CB3F
             SRL B
CB38
             SRL C
CB39
             SRL D
CB3A
             SRL E
CB3B
             SRL H
CB3C
             SRL L
CB3D
             SUB (HL)
96
DD9605
             SUB (IX+d)
             SUB (IY+d)
 FD9605
             SUB A .
 97
```

90 91	SUB C
92 93	SUB D SUB E
94 95	SUB H SUB L
D620 AE	SUB N XOR (HL)
DDAE	05 XOR (IY+d)
AF AB	XOR A XOR B XOR C
A9 AA AB	XOR D XOR E
AC AD	XOR H XOR L
EE20	XOR N
,	
,	•
_	
Ex	ampie Values
	FOU FRAU
้ากท	
d	EQU 5
n	EQU 20H
е	30H

,	MAIN RE	G SET	ALTERNATE	REG SET	
	ACCUMULATOR A	FLAGS F	ACCUMULATOR A	FLAGS F	
	В	C	В	c.	
	D	E	ο.	E'	GENERAL PURPOSE
	н .	L	н'	L	REGISTERS

INTERRUPT VECTOR 1	MEMORY REFRESH R			
INDEX REGISTE	NDEX REGISTER IX  NDEX REGISTER IY  STACK POINTER SP			
INDEX REGISTE	VECTOR REFRESH I. R INDEX REGISTER IX INDEX REGISTER IY STACK POINTER SP			
STACK POINTER	VECTOR REFRESH			
PROGRAM COU	NTER PC			

# Z80-CPU REGISTER CONFIGURATION

## SUMMARY OF FLAG OPERATION

	D7							DO	•
	1	1	1			P/		İ	
Instruction	S	Z	l	Н		٧	N	C	Comments
ADD s: ADC s		1	X	1	X	٧	0		8-bit add or add with carry
SUB s; SBC s; CP s; NEG	i i	i I	X	1	X	٧	1	1	8-bit subtract, subtract with carry, compare and negate accumulator
AND	- 1 i	1	X	1	X	P	0	0	Logical operations
OR s: XOR s	i i	1	X	1	X	P.	0	0	
INC		1	X	1	X	٧	0	•	&bit increment
DECs	- 11	11	1 X	1 1	X	ļ V	1		8-bit decrement
ADD DD. SS	•	•	i x	X	X	•	0	1	16-bit add
ADC HL SS	ı	1	X	į x	'Χ	٧	0	1	16-bit add with carry
SBC HL SS	11		X	X	X	V	1	1	16-bit subtract with carry
RLA; RLCA; RRA; RRCA		•	X	0	X	•	0	11	Rotate accumulator
RL s; RLCs; RR s; RRCs;	1 2	1 :	X	0	X	P	0	1	Rotate and shift locations
SLA s; SRA s; SRL s	1.		1	1	. 5		1		
RLD: RRD	11	1	ĺχ	0	X	P	0		Rotate digit left and right
DAA	li	l i	X		X	P	•	11	Decimal adjust accumulator
CPL			l x	1	X	•	1	•	Complement accumulator
SCF			X	0	X	•	0	1	Set carry
CCF			X	X	X	•	0	1	Complement carry
IN r. (C)	11	1 1	X	0	X		0	•	input register indirect
INI; IND; OUTI; OUTD	×	li	X	-X	X	X	1	•	Block input and output
INIR; INDR; OTIR; OTDR	X	li	X	X	X	X	1	•	JZ = 0 if B = 0 otherwise Z = 1
-LDI: LDD	l x	l x		0	X	11	0	•	Block transfer instructions
LDIR: LDDR	X	X		a	x	0	0	•	IP/V = 1 if BC + 0, otherwise P/V = 0
CPI: CPIR: CPD: CPOR	x	l î	l x	X	X		1		Block search instructions
CPI; CPIR; CPD; CPDR	^	! "	1"	1	'	`		1	Z = 1 if A = (HL), otherwise Z = 0
	1	1	1	1	1	1			$P/V = 1$ if $BC \neq 0$ , otherwise $P/V = 0$
LD A, I; LD A, R	t	1	x	0	x	IFF	0	•	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flac
BiT b, s	×	1	x	1	x	×	9	•	The state of bit b of location s is copied into the Z flag

The following notation is used in this table:

Symbol	Operation
C	CarryAink flag. C=1 if the operation produced a carry from the MSB of the operand or result.
Ž	Zero flag. Z=1 if the result of the operation is zero.
2	my at the title at the second size property in the
<b>P</b> /V	Sign tag. S=1 it this model the result is one.  Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V=1 if the result of the operation is even, P/V=0 if result is odd. If P/V holds overflow, P/V=1 if the result of the operation produced an overflow Half-carry flag. H=1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.
H	Half-carry flag. H=1 if the add or subtract operation produces a carry with
· N	Add/Subtract flag. N=1 if the previous operation was a subtract.  Hand N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed
	BCD format following addition or subtraction using operands with packed BCD format.
	BCD format tollowing socition or maintenance of property operants
ı	The flag is affected according to the result of the operation.
	The Rag is unchanged by the operation.
8	The flag is reset by the operation.
1 -	The flag is set by the operation.
Χ.	The flag is a "don't care".
*	P/V See affected according to the everflow result of the operation.
è	P/V flag affacted according to the parity result of the operation.
	Any one of the CPU registers A. B. C. D. E. H. L.
7	Any 8-bit lecation for all the addressing modes allowed for the porticular instruction.
	Any 16-bit location for all the addressing modes allowed for that instruction.
Ē	Any one of the two index registers IX or IY.
- <b>R</b>	Refresh country.
<u></u>	Shift value in range <8, 255">
96	16-bit value in range <0, 65535 >

8-BIT LOAD GROUP

					·					· sc	URCE							
			_	LIED	Ĺ		F	REGIST	ER	REG	INDIE	IECT	INDE	EXT	lacas:			
		· · · · · · · · · · · · · · · · · · ·	1	1	(8	8	C	0	E	Н	L	(HL)	(BC)	(30)	IIX+d	¥17+d)		n
		<b>A</b> .	E0 57	ED 5F	7F	78	79	7A	78	70	70	7E	CA	1A	00 7E d	FD 7E	3A R	3E
		<b>©</b>			47	40	41	42	43	44	45	46			00 45 d	F0 46	-	DE/
		С			4F	48	43	4.4	48	46	4D	4E			DD 4E	FD 4E		R GE
	REGISTER	D			57	58	51	52	ı	54	55	56			00 58	FD 56		18
	•	E			5F	54	59	54	5.6	50	50	5Æ			00 5E	FD SE		16
		н		1	67	88	61	62	63	64	85	55			DD 66	FD 66		75
		L	r		6F	*	13	<b>SA</b>	63	80	€D	SE .			DD SE	FD SE	- 1	2E
DESTINATION	REG INDIRECT	(HU)			77	78	71	72	73	74	75				d	đ		<u>*</u>
		(BC)			82													
		(OE)			12				,						•			
		(IX+d)			DD 77 d	00 70 d	DD 71 d	DD 72 d	00 73 d	DD 74 d	DD 75							DD 36 4
•	INDEXED	(IY+d)	-		FD 77 d	FD 70	FD 71 d	FD 72 d	F0 73	FO 74	FD 75 d'							n FO 36 d
	EXT.ADOR.	(nn)			32 n	-	-	-	-	-			-	_			$\dashv$	n
		1	·		ED 47												_	
	IMPLIED	R		1	ED 4F													

## 8-BIT LOAD GROUP

	Symbolic	1			Fh					1	Op-Co	4-	Sa of	No. of M	Ma. of T	1	
Magmanis	Operation	3	7		H	_	7/V	•	C	74	543 218	Hen	Bytes	Cycles	Status	1	umouts
LDr.	7-1	•	•	X	•	X	•	•	•	01	1 1	1	1	11	4	f. 8	Reg.
LDr. a	1-0-			X		X		•	•	00	-		2	2	7	000	8
	1	Ī		~		1 ^	1		İ	-			_	_		001	C
LD r. (HL)	1-(HL)			X	•	x	•	•	•	01	r 110		1	2	j ·	016	D
LD r, (IX+d)	r - (1X+d)			X	•	X			•	11		00	3	5	19	011	E
251, 112.01	1					``			l	01						100	H
	1	1						ĺ		-	4 -		1	1	1	101	Ĺ
LD r. (IY+d)	r - (1Y+d)	•		x		×	•		•	11	111 101	FD	3	5	19	111	A
22 1, 1. 1 10.										01	r 110		İ	1	1	!	
			i			1				_	4 -	Ì		1			
LD (HU), r	(HL) -r	•		х	•	X	•	•		01	110 r		1	2	7	1	
LD (IX+d), r	(IX+d) -r	•	•	X	•	X		•	-	11	011 101	00	3	5	19	1	
			ĺ		1		1		l	01	110 r		1		1		
	1		1			ĺ	1	1	!	-	4 -			1	1		
LD (IY+d), r	(1Y+d) -r			x	•	x				11	111 101	FO	3	5	19		
20 (1) (0), 1				``		i			1	i .	110 r			1	l		
	1			}	!		1			-	d +	1		1 .			
LD (HL), n	(HU-a			x	•	x				00	110 110	36	2	3	10		
			1	"	ĺ	1			1	_	n -				`	i	
LD (IX+d), a	(IX+d) n			X		X				11	011 101	00	4	5	19	Ì	
20 (17.01, 2		i			! !	! ''		ł	1.		110 110	36		1			
			!	1	İ	ļ		!	1	-	d -			1	1		
		1		ļ		1		ĺ		-	n		1	1	1	1	
LD (IY+d), n	(IY+d) n			x		X				ŀ	111 101	FD	4	5	15		
ED (11 147, N		-		1		"		i	1		110 110	36					
		1	1		1						4 -	1	Ì	1	l	1	
			į	!	1		1	1			-		İ				
LD A (8C)	A-(8C)		i .	x		x				1	001 010	DA	1	2	7		
LO A, (DE)	A-(DE)			x		x				1	011 010	1A	1	2	7	}	
LD A. (nn)	A -(nn)			x		Î				1	111 010	3A	3	4	13		
CO A, 1000	A - 11111	1.	-	1		1	1						-				
		1			ŀ		1		1	1			i	i	1	İ	
LO (SC), A	(BC) - A			X		×				1	000 018	02	1	2	7		
LD (DE), A	(DE)-A			x		x				4	010 010	12	11	2	1		
LD (nn), A	(nn) -A			x		x	•			1	110 010	32	3.	4	13	1	
CD (MA), A	(184 - 7			1	-	1			1	-			;		!		
	İ	1			1	!	1		1			!	1		;	1	
LD A, I	A-1	1		x	0	x	FF	0	,	,,	101 101	ED	2	2	•	1	•
LU A, I	17-	1 '	1 '	^	"	^	١.,	"	1	1	010 111	57	1	1	-		
LDAR	A-R	1	1	x	0	x	SFF	0		1	101 101	ED.	2	2	9	1	
LU A, N	17-"	1	1 "	^	"	^	1"	"	1		011 111	SF	1	1.	1		
	1 - A			x		x				1-	101 101	ED	2	2	9 .	İ	
LD 1, A	- ^		1	^	١	^	-	-			000 111	47	•	1.	1		
							1_		_	4 1		ED	2	2	,		
LO R, A	R-A	•	•	X		×	•			1	101 101		14	1	-	1	
	!	1	1	1	1	1	1	1		181	001 111	4F	1	1	ŧ	1	

Notes: r, a means any of the registers A, B, C, D, E, H, L.

155 the prepared of the interrupt mobile (ii.e. flow (155) is provided into the P/V flow

Flag Notation:  $\P$  = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  $\frac{1}{2}$  = flag is affected according to the result of the operation.

#### 16-BIT LOAD GROUP 'LD' PUSH' AND 'POP'

						Sourc	E			·	·	<del>,</del>
				·	·	REGIST	ER .		· giber erreidinskiphisteria	HAML EXT.		REG.
·			AF	8C	DE	HL	SP	ix	IY	กต	inn)	(SP)
		AF									•	F1·
		BC								01 n	ED 4B n	CI
	R E G	DE								11 n	ED . 58 	ום
DESTINATION	1	HL								21 n n,	2A n a	E1
	R	SP				F9		DD F9	FD FS:	31 n n	EC 78 n	
		IX			· de sant de s					DD 21 n	DD 2A n	D0 E1
	·	ΙΥ								FD 21 n	FD 2A n	FD E1
	EXT. ADDR.	(nn)		• ED 43 a	ED 53 . 8	22 4.	ED 73 n	00 22 n	FD 22 n		-	
	REG.	(SP)	F6	CS	.D <b>5</b>	<b>E</b> \$		D0 E5	FD E5			

NOTE: The Push & Pop Instructions adjust the SP after every execution.

POP INSTRUCTIONS

16-BIT LOAD GROUP

	Symbolic	1				lpgs				1		0 <del>9</del> -C=	de	No. of	No. of M	No. of T	1	
Mnemenic	Operation	S	-÷ =		H	1_	P/V		C	I	78	43 216	Hex	Byres	Cycles	States		R REPORTS
LD del no	del - ne	•	•	X	•	X	•	•	•	į	00 d	de 001		3	3	10	100	Paur
	•	,	İ.	j						į	-	1 -	1		1		00	8C 0E
LD IX, no	IX + m		•	X	•	X	•	į •	•			11 101	00	4	4	14	10	HŁ
			-	į				İ		į	09 1	00 001	21	i	1	!	11	25
	1				İ			;		t	-		ļ	1				
LD IY, nn	IY + nn	; •	•	įχ	•	X	•	•			11 1	11 101	FD	4 .	4	14	İ	
		i						į	1.	1	00 1	00 001	21			] .		
		:		!	!	•				i		n +	ļ	1		l	1	
LD HL (nn)	H - (nn+1)		•	i x	•	X	•	•		1		n -	2A	3-	5	16	i	
	L - (nn)	•	-	1	ļ	•	İ		i		-	A -			i	~	1	
LD dd, (nn)	dd + (nn+1)			X		x	•		_	١,	-	B	-					
	dd (nn)	1 -	1	! ^	1	^	-	-	1		)1 de	01 101 11 011	ED	4		20		
			1	1	1.			į	1		-	n -		1 .	1	•		
LD IX, (nn)	IXH-(nn+1)		1.	x		x			_	١.		, -		1.	_	l !	1	
CD 17G tinii	IXL-(nn)	-	-	1^	1 -	^	1	•	i		11 D1		DD	4	6	20		
	1			1			l	ļ	! /	ľ		1 -	ZA					
10 W ()	1			1.			İ			١.	- 1			l			j.	
LQ IY, (nn)	IYH - (nn+1) IYL -(nn)	•	; •	X	•	X	•	•	•		1 11		FD	4	`S	20		
	-11111		İ		1			ĺ	!		10 10 1		2A	1				
								!	ĺ		- 1	1		ļ				
LD (nn), HL	(nn+1) - H (nn) - L	•	•	X	•	X	•	•	•	0		010	22	3	5	16		
	inar-L			1					!	1	- r						i	
LD (nn), dd	(nn+1) - ddH	•	•	x		X	•	•		i	1 10	'	ED	4	6	20 -	].	
	(nn) - dd L			1							1 dd			!				
								i		•	- 4	-					<u>l</u> .	
LD (nn), IX	(nn+1) - IXH	•	•	×	•	х	•	•	, . , .	1	- F		ac	4	6	20 ,	!	
	(ne)-IXL		ľ								0 10		. 22			20 1	i	
				1						-	- 1	-			j			
LD (nn), IY	(nn+1) - IYH			x		x	•			,	- n	1 101	FD		5	20		
,,	(nn) + IYL			^			-	·			0 10		22	•	•	20		
							i	i			- 1							
LD SP, HL	SP - HL	•		x		x	. !		- 1	11	- 1	1	Ca		. !	_		
LD SP, IX	SP - IX	•	•	x.	•	x	. !	•	•		1 11 1 01		<b>F9</b>	1 2		6 10		
. D CB .v							;		1	11	1 11	1 001	F9		• 1			
LD SP, IY	SP - 1Y	•	•	X	•	X	•	•	•			1 101	FD	2	2.	10		
PUSH qq	(SP-2) - qqL		•	x	•	x						1 001	F9	,	3	11	99 00	Pair . BC
	(SP-1) - qqH		,		- 1	- 1		ļ	!	•	44		1	i	<b>•</b> ;	"	00	DE
PUSH IX	(SP-2) - IXL	•	•	X	•	X	•	•	• !			101	סס	2	4	15	10	HL
PUSHIY	(SP-1) + IXH (SP-2) - IYL	•		x	•	x l	•		•			101	E5 FD	2	. i		11	AF
	(SP-1) - 1YH					^	i	1				101.	E5	<b>4</b>	4	15		
OP qq	99H - (SP+1)	•	•	Х	•	x	•	•	•			001		. 1	3	10		
OP IX	qqL + (SP) IXH - (SP+1)			x	•	x l		.			<b>D11</b>	,,,	00		. !			
	IXL -(SP)	Ť	Ť	^	-	^	-	- :	- !			101	00 E1	2	4	14		
OP IY	IYH -(SP+1)	•	•	x	•	x	•	•	•			101	FD	2	4	14		
i	IYL-(SP)	. •	•	1	- 1	ŧ	i	- 1	i	11	.100	001	E1	1	į			

Notes: dd is any of the register pairs BC, DE, HL, SP qq is any of the register pairs AF, BC, DE, HL (PAIR) H, (PAIR) E refer to high order and low order eight bits of the register pair respectively.

e.g. BCE = C, AFH = A

Flag Notation:  $\bullet$  = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknow 1, flag is affected according to the result of the operation

## EXCHANGES

			IMPLIED AD	DRESSIN	6	
		AF.	BC', DE' & HL'	HL	IX	IY
	AF	04				
	BC,					
	DE					
MPLIED			D9			
	HL	·	}			
	OE			. E3		
REG.	(SP)			Ð	DO	FD
INDIR.				ı	E3	E3

## **BLOCK TRANSFER GROUP**

## **BLOCK SEARCH GROUP**

			SOURC	E			
			REG.				
			<b>—</b>				
			(HD				
	i i		ED	'LD1' - Loed (DE) - (HL)			
			A0	Inc HL & DE, Dec 8C			
			ED	'LDIR' - Lood (DE)-(HU)			
DESTINATION	REG.	(DE)	80	Inc HL & DE, Dec BC, Repeat until BC = 0			
	INDIR.	100,	ED	'LDD' - Load (DE) - (HL)			
	l i		A:	Dec HL & DE, Dec 8C			
			ED 'LDDR' - Loed (DE)-(HL)				
	Li		88	Dec HL & DE, Dec BC, Repeat until BC = 0			

HL points to source .

DE points to destination

BC is byte counter

SEARCH LOCATION REG. INDIR. (HD ED Inc HL, Dec BC
'CPIR' - Inc HL, Dec BC A1 ED 81 repeat until BC = 0 or find match ED 'CPD' - Dec HL & BC A9 'CPDR' - Dec HL& BC ED Repeat until SC = 0 or find metch

HL points to location in memory to be compared with accumulator contents BC is byte counter

## EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP

1	Symbolic				FL	_				1	n	p-Cod	le	No. of	No. of M	No. of T	1
Maememc	Operation	3	Z		H		PN	N	C	76	543		Hex	Bytes	Cycles	States	Camenants
EX DE, HL	DE-HL	•	•	X	•	X	•	•		ė		011	ΕB	11	1	4	
EX AF, AF		•	•	x	•	X	•	•	•	DG	001	000	08	1	1	4	
EXX	/8C-8C'\	•	•	X	•	х	•	•	•	11	011	001	DS	1	1	4 .	Register bank and
	DE-DE.													1		-	auxiliary register
	HL-HL'															1	bank exchange
EX (SP), HL		•	•	. X	•	X	•	•	•	11	100	011	E3	1	5	19	1
	L(SP)									L.				١	6		1
EX (SP), IX	IXH (SP+1)	•	•	X	•	X	•	•	•	1	011		DD	2	•	23	· ·
	IXL -(SP)	_						_		1	100	101	E3 FD	2		23	
EX (SPI, IY	IYH -(SP+1)	•	•	X	•	X	•		•	1		011	E3	1	•	1	,
	17[ -(SP)						ത			Ι.,	100			1	1	1	
LDI	(DE)-(HL)			x		x	φ	a	•	hı	101	101	ED	2	4	16	Load (HL) into
LDI	DE - DE+T			^	•	_	•	_		1		000	AO	į –	i	1	(DE), increment the
	HL - HL+1												Ì		i		pointers and
	8C - 8C-1		İ							1					i	1	decrement the byte
	!	ŧ	!										i		İ	1	counter (BC)
LDIR	(DE)-(HL)	٠.	•	X	0	X	0	0	•	1	-	101	ED	2	5	21	If BC ≠ 0
	DE - DE+1	į								10	110	000	BO	2	14	16	If BC = 0
	HL - HL+1	l												1 .		1	ŀ
	BC - BC1	i	}		l			İ					l			l	
	Repeat until	i			l					1				'	1		
	BC-0	:				1	0						ļ	1	ł		
LOD	(DE)-(HL)	•		x	0	12	1 Y	0		11	101	101	ED	2	4	16	
200	DE - DE-1			-	-	"	•	-	l			000	A8			1	
	HL - HL-1	i	1		ĺ	l									ł	1	
	8C - 8C-1	1	1	1	Ι΄.	1		١.					İ	1	1	1	1 .
	!		1	1		1	1	1							1_	1	
LODR	(DE)-(HU)	•	•	X	0	X	0	0	•	1		101	EO	2	5	21	If BC + 0
	DE - DE:1	1	1	1	1	1				10	111	000	88	2	4	16	H 8C = 0
	HL - HL-1	į	t	ĺ	1	1							ŀ	1	1	1 -	
	BC -BC1	ì	1		'		1						1		İ		j·
	Repeat until	i	1		1	1		1						1		1	
	80-0	i	(2)		4	1	1	1		1			1	-	į	i	
CP1	A-(HU	i,		x	1	x	Ĭ	1		hı	101	101	ED	2	4	16	
ur.	HL - HL+1	i *	•	^	'	"	'	`				001	A1		i		1
	BC - BC1	1			1		1	l	1				1	-		1	
		i	2	1	1	1	10		1				•		1	1	
CPIR	A-(HU	1	Ĭ	X	1	X	1	1	•	11	101	101	ED	2	5	21	If BC + 0 and A + (HL)
	HL - HL+1	1	1			1	'	1		þo	110	001	81	2	4	16	If BC = 0 oc A = (HL'
	BC - BC-1	1	!	1	1	1		ĺ					İ	1	1.		
	Repeat until	İ	1	1		1		1					1	1	1		
	A = (HL) or				1	l		1		1							
	BC = 0	i	1	1	İ		10			ì			-			1	
	1		2	1.			0	1		١.	101	101	€D	2	4	16	
CPO	A - (HL) HL- HL-1		1 *	X	1	X	1	1'	-	•		001	1	1		1.5	İ
	8C - 8C-1						1			1"	, ,,,,		]				
			2	1			0	1					!			İ	
CPOR	A- (HL)	1	1	x	1	X	17	1		hı	101	101	ED	2	5	21	If BC #0 and A # (HL)
	HL - HL-1	'	'	"	1	"	'	i i				001	•	2	4	16	If BC = 0 or A = (HL)
	BC - BC-1		1	1		ţ										1	
	Repeat until	١.	.	1			1			1			1		1	1	
	A = (HL) or	1		1		ĺ	1		1	1			1	1			
	BC=0			1		1	ĺ	1	1	١			l	1	I	١,	
•																•	

Notes: ① P/V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1 ② Z flag is 1 if A = (HL), otherwise Z = 0.

Flag Notation:  $\neg v$  = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  $\frac{1}{4}$  = flag is affected according to the result of the operation.

## 8-BIT ARITHMETIC AND LOGIC

SOURCE

			REGIST	ER ADDI	ESSING		<b>.</b>	REG. INDIR.	IND	XED	IMMED.
•	A		E,	D	£	н.	Ł	(HL)	(1X+d)	(IY+d)	
		<b></b>	<del>                                     </del>					<del>                                     </del>	00	FD	<b> </b>
'ADD'	87	80	81	82	83	54	25	35	86	86	C€
			<u> </u>	<u></u>			<b></b>	<u> </u>	<u> </u>	10	n
							j .		00	FD	
ADD w CARRY	aF	##	23	8A	88	8C	80	88	8E	8E	CE
'ADC'			<u> </u>				ļ		4	d	n
									00	FO	
SUBTRACT	97	80	91	92	· 93	94	95	96	96	96	DE
.208.		<u> </u>		·		ļ <del></del>	<u> </u>	┼──	_ d	d	8
		i							DD	FD	
SUB w CARRY	<b>\$</b> F	56	29	SA	98	90	90	9E	9E	98	DE
.28C	<del></del>	<del> </del>					ļ	<del></del>	d	<u>d</u>	1 8
			١			۱			00	FD	
'AND'	,A7	10	Al	A2	A3	M	A5	A5	A6	A6	E6
	· <del>-  </del> -	<del> </del>	<del> </del>	<del>                                     </del>		<del></del>	<del> </del>	+	- d	FD FD	-
'X08'	AF	AB	AS	AA	AB	AC	AD	AE	AE	AE	EE
AUn	1	~	~	~~	^*	~	70	76	d	d	, n
		<del> </del>	<del> </del>	<del> </del>			-	+	+ -00-	+ -FD	<del>  "</del> -
'0R'	87	80	81	82	83	84	B5	36	86	86	F6
	"		•		~	-	"		4	i d	n
<del></del>		<del>                                     </del>	†	<del>                                     </del>	+ - <i>-</i>		<del> </del>	<del> </del> -	00	FD .	+
COMPARE	85	58	89	BA	88	8C	80	86	BE	BE	FE
,Cb.					i			j	d	d	
		<del>                                     </del>	†	<del>                                     </del>	<del></del>		<del> </del>	-	00	FO	
INCREMENT	30	04	oc	14	10	24	2C	34	34	34	1
'INC'	1		1			!	1		d	d	1
		1	†	T	1	<del></del>	†	Ţ	00	FD	1
DECREMENT	30	06	60	15	10	25	20	35	35	35	i
.DEC.							1	1.	d	d	1

## 8-BIT ARITHMETIC AND LOGICAL GROUP

	Symbolic				Fle	gs.					Op-Cod	le	1	1	No.of T	1	
Maemenic	O peratosa	S	Z	•	H	I	7/V	14	C	76 5	43 218	Нех	Bytes	Cycles	States	Comme	ets -
ADD A. r	A-A+r	1	-	X	1	X	V	0	1	10 0	00 r		1	1	4	r	Reg
ADD A. n	A - A+n	1	3	X		X.	V -		- 1	11 0	00]110		2	2	7	000	8
	i I		i				i			- 1			l	İ	1	001	C
	1				l	i				į		l	l	ļ		010	D
ADD A. (HL)	A - AHHU	1	1	. x	1	X	V	0	1	10 0	00 110	i	1	2	7	011	E
ADD A. (IX+d)	A-A+(IX+d)	1	1	X.	1	X	V.	٥	1	11 0	11 101	00	3	5	19	100	н
		;	1				!	İ	!	10 0	00 110	1	•			101	L
	Í	:		!	i	l	!			-	d -	1		1	1	111	A
ADD A. (IY+d)	A-A+(1Y+d)		1	X	1	X	v	0	1	111 1	11 101	FD	3	5	19	1	
	1		`			ŧ	i	į		10 0	00 110	1	1	į	ļ	i	
	į	1	1	1	i	i	i			-	d -		1			i	
ADC A. s	A - A+s+CY	1 1	1	ĺχ	. 1	X	IV	0	1	; (0	<u>an</u> :	:		1		s is any	of r. n.
SUB s	A-A-3		1	X	1	×	: v	1	: 1	ŀŌ	10]			į		(HD, 0	X+d),
SBC A. s	A-A-S-CY			X	i	X	V	1	1	; ;0	TT]				1	(IY+d)	es shown for
AND s	A-A A s	1	1	X	1	х	P.	0	0		00			İ	i	ADD in	struction
ORs	A-A v s			X	1	X	P	0	0	1	10]	1		1	i	The ind	icated bits
XORs	A-A e s	i		X		x	P	0	0	1	01)	1	1			replace	the (0 <u>00)</u> in
CP s	A-1	i	1	X	1	X	V	1	1	[	11		1	i		the AD	D set above.
INCr	1-1+1	1		x	1	X	V	0	•	00	7 (100	Ji d	1	1	14	:	
INC (HL)	(HU-(HU+1	1	1	X	1	×	i v	0	•	.00 t	10 100	al .	1	3	11	1	
INC (IX+d)	(IX+d) -	1		·X	1	X	V	0	•	11 0	11 101	00	3	6	23		
	(IX+d)+1	ì	!	1					1	.00 t	10 [100	اه	i	j	1		
			!	÷	i	1	ļ	1	1	, -	d -		i				
INC (IY+d)	(IY+d) -	1		X		X	V	0	•	11 1	11 101	FD	3	8	23		
	(IY+d)+1		į	!	i	i		1		00 1	10 [100	מ	1	İ		ţ	
	1	!	!	i		!	į.	1		i -	d -	1	1	i	1	5	
DEC s	15-5-1	1 1	1 1	<b>x</b>		x	٧	1	•	1	[10]	nd in	ì		1	\$ 15 ° 14	of r, (HL),
			'		`	ì		1		;		1	1	1	İ	(IX+d).	26 (b+Y1)
		1		1	1	i	ĺ			ĺ	•	ļ		1	1	shown i	or INC.
	1	1	1	1		i	i i					!			1	DEC sa	me format
	1				İ		ì	1	1	1		!	1		1	and stat	es as INC.
	1	1	1	İ	1	Ì	1		1	1		1			1	Replace	100 with
	1	1	1			Ţ	İ	1				1	i	1	-	TOllin	OP Code.

Notes: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even. P = 0 means parity of the result is odd.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.

‡ = flag is affected according to the result of the operation.

## GENERAL PURPOSE AF OPERATIONS

#### MISCELLANEOUS CPU CONTROL

Decimal Adjust Acc, 'DAA'	77
Complement Acc, 'CPL'	25
Negate Acc, 'NEG'	ΕD
(2's complement)	44
Complement Carry Flag, 'CCF'	3F
Set Carry Flag. 'SCF'	37

	<del>, ,</del>
'NOP'	00
'HALT'	78
DISABLE INT '(DI)'	F3
ENABLE INT '(EI)'	FB
SET INT MODE O	ED 46
SET INT MODE 1 'IM 1'	ED 56
SET INT MODE 2	ED SE

300M A0808

RESTART TO LOCATION 0038H
INDIRECT CALL USING REGISTER
I AND 8 BITS FROM INTERRUPTING
DEVICE AS A POINTER.

## GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

	Symbolic				F	lags				1	(	) p-Ca	de	No. of	No. of M	No. of T	
Mremenic	+	3	Z		H		PN	例	3	78	543	216	Hex	Bytes	Cycles	States	Comments
DAA	Converts acc, content into packed 8CD		1	X	1	X	P	•	1	00	100	111	27	1	1	4	Decimal adjust accumulater
	following add or subtract with packed	) 				-		:	;    -								
CPL	BGD operands	•	•	x	1	x	. •	1	•	00	101	111	2F	1	٦,	4	Complement accumulator
NEG	A - X+1			x		x	V	1	1	1	-	101	ED 44	2	2	8	(One's complement) Nagate acc, (two's
CCF	CY - CY	•	•	×	×	X.	•.	0	1			111	3F	3	1	4	Complement carry
SCF	CY-1	•	•	X	a	X		D	,	nn	110	111	37	,	.		flag
NOP .	No operation	•	•	X		X		•	,	í - ·		000	00	:			Set carry flag
HALT	CPU helted		•	X	•	X	•		1			110	76	·			
DI	IFF - 0	•	•	X	•	X				ŧ	110		F3	;			
. El	IFF - 1	•	•	X		X	•			i	111		FB	;	.		
IM 0	Set interrupt	•	•	X	•	X				11		101	ED	2	2		
i	mode 0			"			· i				000		48	4	4	•	
IM 1	Set interrupt	•	•	×	•	x	•				101	1	ED	2	2		
j	mode 1				•	"						110	56	*	4	•	
IM 2	Set interrupt	•	•	X	•	×	•	•	•	11	101	101	ED	2	2		,
i	mode 2	1		t			- 1	- 1		01 (	011	110	5E	- 1	1	1	

Notes: IFF indicates the interrupt enable flip-flop
CY indicates the carry flip-flop.

Fing Notation:  $\bullet$  = fing not affected, 0 = fing reset, 1 = fing set, X = fing is unknown,

 $\boldsymbol{\xi}$  = flag is affected according to the result of the operation.

#### **16-BIT ARITHMETIC**

#### SOURCE

		BC	DE	HL	<b>SP</b>	ıx	iY
	HL	<b>C9</b>	, 19	25	36 -		
.YOD.	ΙX	DD 09	00 19		0 D 33	00 <b>29</b>	
	ΙΥ	FD 09	FD 19		FD 39		FD 29
ADD WITH CARRY AND SET FLAGS 'ADC'	HL	ED 4A	ED 5A	ED 6A	ED 7A		
SUB WITH CARRY AND SET FLAGS - "SBC"	HL	ED 42	ED 52	ED 62	ED 72		
INCREMENT 'INC'		03	13	23	33	00 23	FD 23
DECREMENT 'DEC'		Q <b>A</b>	18	28	38	DO 28	F0 28

DESTINATION

## 16-BIT ARITHMETIC GROUP

	Symbolic	,			Fle	gs.					0	p Car	le .	No. of	No.el M	Na.et T		
Massacric	Operation	3	Z		H	,	PN	10	C	78	543	218	Hex	Byms	Cycles	Status	Come	ments
ADD HL M	HL - HL+m	•		X	X	X	•		1	00	<b>#</b> 1	001		1	3	11	×	Reg.
_		i	1				ĺ	l		1				İ	ļ		00	BC"
ADC HL =	HL -HL+m+CY	1	1	X	X	X	V			11	101	187	ED	2	4	15	01	DE
		1	i							01	<b>m</b> 1	010		1	ł		16	ML
	}		ļ						[	i				İ			11	S <b>?</b>
SEC HL =	HL - HL- CY		1	X	×	x	V	1	1	11	101	181	ED	2	4	15		
			į i					ł	Ι΄	01	<b>m</b> \$	010		1	i	l i		
ADD IX. as .	IX - IX + 00	•	•	X	x	x	•		1	111	811	101	00	2	14	15	99	Reg.
•••		1				l	1	l	'	00	pp l	001		Ì	i	l i	ου	80
	1	ĺ		1		ł	}	1		1							.01	DE
	•		!	:				1		ļ			!	İ		:	10	IX
	Ì	I	!		İ		ļ	!		1			[	1	!	1	11	<b>SP</b>
ADD IY, m	IY - IY+#	. •		X	x	x	•	8	1	11	111	101	i FD	2	4	15	п	Reg.
	1	1	i				1	1	: •	00	rr 1	001	1		i		00	BC
	!	į			ĺ		1	i	:				Ì	ĺ	1	į	01	DE .
	:			ł	1	i	l	i	1	1				!			10	iY
	•		1	1	l			!						i	1		11	SP
INC =	m - m+1	•		x	•	ιX			١.	00	=0	011		1	1	6		_
INCIX	IX - IX+1			x	•	X				1		181	00	2	2	10		
*****	!	į	1				1		1	1		011	23	1			l	
INC IY	IY - IY+1	! . •		x		x				1		101	FD	2	2	10	ł	
	1			1	!	^	1	-		1		011	23	1		'	! !	
DEC =	m - m·1			x		x				[		011		,		2		
DECIX	IX - IX-1		1	X		x		1	1	i		101	00	2	2	10		
DEGIA	10 - 10 - 1	]	; -	- ^	! •	^	•	•	•	1		011	28	1	۲		}	
Ace W	:				۱_	! _	_	1_		Ι.		_	1	1.	L		1	
DECIY	14 - 14-1	•	1	X	ł •	X	•	•	•	1		101	FD	2	12	10		
•	•	ł	i	l	i		Ţ	1	l	00	101	011	28	1	1	i	1	

Notes: as is any of the register pairs BC, DE, HL, SP pp is any of the register pairs BC, DE, IX, SP it is any of the register pairs BC, DE, IY, SP.


Flag Notation: 

# # flag not affected, 0 # flag reset, 1 # flag set, X # flag is unknown.

# # flag is affected according to the result of the operation.

## ROTATES AND SHIFTS

				See		Destin	LETIGA				<del></del> 1		Г	_
		K	8,	C		E	н	L.	(HL)	) X+d)	[[Y+d]			<b>A</b>
	$\vdash$								-	DO	FD			
	1 1	CS	CB	CB	C8	CB	CB	CS	C#	CB	CD		RLCAT	87
	'RLC'	07	00	01	82	83	04	05	06	4			املا	
	1 1	•		-					<u> </u>	06	06			
										00	FD		1 1	
		C#	CB	CB	C8	CB	CB	CB	CB	C#	CB		RECA	
	RAC	0F	08	05	OA.	048	00	00	30	4				
	1 1									DE	0E			<u> </u>
										00	FD			
	1	CB	CB	CB	CB	CB	CB	C≣	CB	CB	CB	l	'RLA'	1
	.ur.	17	10	11	12	13	14	15	16	þ	d	İ		
	1 1								1	16	16	1	<u> </u>	-
									İ	00	FD	1	1	١
	1	CS	CB	CB	CB	CB	CB	CB	CB	CB	CB	1	'RRA'	1
£	'RR'	1 F.	18	19	1A	18	10	10	1E	1	d			
				l				<u> </u>		1 1E	18	4	<u> </u>	<u></u>
ATE				]			1			00	FD	İ		
	ا ا	CB	CB	CB	CS	CB	CB	C8	- 1	1	CB			
FT	SLA'	27	20	21	22	23	24	25	25	d	4	1		
				!	<u> </u>			<u> </u>		26	26	4		
	1.						1	1		00	FD			
		CB	CB	CB	C8	CB	CB	C8	1	1	CB	1		
	SRA'	2F	28	23	2A	28	2C	20	2E		4			
	1	1		l						2E	28	4		
							ŀ	1		00		1		
	L	CB	CB	CB	CB	CB	C8	CB	1		CB			
	SHL.	3F	38	39	3A	38	3C	30	3E		1			
	1		1	!		<u> </u>	1	<u> </u>		3E	3E	4		
			1			1		1	E		1	1		
	BLD.	1			1			1	61			-		
	L_	1	1			<u> </u>	1	4_			+	4		
		T				1	1		E	. l		1		
	RRD	·	1	1		1	1		67			1	:	
	- 1	1	1	1	L									



## ROTATE AND SHIFT GROUP

9	Symbolic				Fh				-	L	Op-Cod	•	No.sf	No.el	No.of	
Macmoris	Operation	8	Z		M		P/ V		c	7	E 543 219	Hex	Sytem	Cycles	T Sweet	Comments
RLCA	[CY-[7-0]- A	•	•	X	0	x	•	•	\$	0	6 000 111	677	1	1	•	Rotate left circular accumulator
RLA	(Y)-(7-0)-A	•	•	x		x	•	•	1	0	<b>6</b> 818 111	17	1	1	4.	Rotate left accumulator
RRCA	<u> </u>	•	•	x	0	x	•	•	1	a	6 001 111	OF	1	1	4	Rotate right circular accumulator
ARA	A (CY)	•	•	x	0	x	•	•	;	0	6 017 111	15	1	1	4	Rotata right accumulator
RLCr		1	1	x	0	x	P	0	*		1 001 011 0 <u>000</u> r	C8	2	2 .	8	Rotate left circular
RLC (HL)		1	3	x	6	x	•	•		1	1 001 011 6 000 110	CB	2	4	15	r Reg. 000 8 001 C
RLC (IX+d)	r,(HU,(IX+d),(IY+d)	1	. 1	x	0	x	•	0	;	1	1 011 101 1 001 011 - d -		4	6	23	010 D 011 E 100 H
RLC (IY+d)		1	3	x	8	x	P	0	ţ	1	0 <u>0000</u> 110 1 111 101 1 001 011 - d -	FD C8	4	5	23	101 L 111 A
RL:	<u>CY</u> <u>7-0</u> <u>-</u> 2 ≡ r,(HL),(IX+d),(IY+d)	1	1	x	0	x	P	0	1		0 <u>000</u> 118		  -			Instruction for that and states are as shown for
RRCs	1 = r,(HL),(IX+d),(IY+d)	ŧ	ŧ	×	0	x	•	0			<b>(XXI)</b> .					Op-Code replace 0000 of RLC's with shown code
RRs	5≡r,(HL),(IX+d),(IY+d)	*	1	×.	0	×.	,	6		-	1					EDGE
SLA	<u>CY</u> <u>1 — 0</u> → 0 s ≡ r,(HL),(IX+d),(IY+d)	ŧ	\$	x	0	x	-	0			[100]					
SRA :	7 — 0 → CY s ≡ r,(HU,(IX+d),(IY+d)	1.	1	×	0	x	٢	0	•		M					
SRLs	0 - (7 C) - (CY) s = r,(HL),(IX+d),(IY+d)	*	*	×	. 0	X	P	0	1		ш					
RLD	A <u>р-43-0</u> (ни		*	x	6	x	P	0	•		1 101 101 1 101 J11		2	5	18	Rotate digit left and right between the accumulator
RRD	A <u>р⊲в⊸р</u> <del>р√в</del> аны			X	0	x	•	C	.•	0	1 101 101 1 100 111	ED 67	2	5	18	and location (HL). The context of the upper half bithe accumulator is uneffected.

Flag Natation: • # flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

## BIT MANIPULATION GROUP

				REGI	STER AD	DRESSIN	G		REG. INDIR.	IND	EXED
	MT	A		c	0	E	И	r	(HL)	(IX+d)	(3Y+4)
	0	C8 47	CB 40	CB 41	C8 42	C8 43	C8 44	C8 45	CB 45	DD CB d	F D C B d 48
,	1	CB 4F	CB 48	C8 49	CB 4A	CB 48	CB 4C	C8 40	CB 4E	00 CB d	# D G B 4 K
	2	CB	CB	CB.	CB 52	CB 53	C8 54	CB 55	CB 56	C.	ÇB
	<b></b>	57 C8	50 CB	51 C8	CB	C8	CB	C8	CB	54 00 08	56 FD CB
TEST 'BIT'	3	SF CB	58 CB	59 CB	SA CB	58 CB	SC CB	50 C8	SE CB	55 00 08	5€ 60 CB
	-	67 CB	60 CB	61 CB	62 C8	63 CB	64 CB	65 CB	- 66 CB	54 00 00	FD CS
	5	6F CB	€8 CB	69 CB	6A CB	6B CB	6C CB	60 CB	6E CB	6E DO C8	SE FO CB
	6	77	70	71	72 CB	73 CB	74 CB	75 C8	76 CB	76	76 FD CB
	7	CB 7F	78	79	7A	78	7C	70	7E	7.E	7E FD
	0	CB 87	CB 80	CB 81	CB 82	CB 83	C8 84	85 85	68 88	6 86	68 86
	1	C8 8F	CB 88	CB 89	C8 8A	C8 88	CB 8C	68 80	CB 8E	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6 8E
	2	CB 97	CB 90	C8 91	C8 92	C8 93	C8 94	C8 95	C8 96	CB d 96	CB 8
n.cort	3	C8 9F	CB 98	CB 99	CB 9A	C8 98	C8 9C	C8 9D	CB 9E	CB d 9E	FO C8 d
RESET BIT 'RES'	4	CB A7	CB AD	C8 A1	CB A2	CB A3	CB .	C8 A5	CB A6	0.0 C.B d	CB CB
nes	5	CB AF	CB A8	C8 A9	CB AA	CB AB	CB AC	CB AD	C8 AE	CB d	CB d
	6	CB	СВ	СВ	CB B2	C8 83	CB B4	C8 85	C8 86	DD CB	AE CB
	<del>  ,</del>	87 C8	C8	C8	CB	CB	CB	CB	CB BE	00 CB	FD CB
	0	BF CB	68 C8	B9 CB	CB	BB	CB CB	BD CB	CB	8E 00 08	#E FD CB
٠.		, CB	CO CB	C1 C8	C2 CB	C3	C4 C8	C5 CB	C6	C5 00 C8	50
	1	CF CB	C8	C9 CB	CA CB	C8	CE	CD CB	CE CB	CE DD CB	ce   50   ce
	2	D7	00 C8	D1 CB	D2 CB	D3 CB	04 C8	05 CB	06 C8	00 CB	FD CB
SET	3	DF	08 CB	09	DA C8	DB CB	DC CB	CB	DE C8	d DE DD CB	6 DF FD C8
'SET'	4	CB E7	EO	E1	E2	E3	E4	E5	E6	7 E 6 D 0 C 8	# E E E E E E E E E E E E E E E E E E E
	5	CB EF	CB EB	C8 ES	CB EA	CB EB	CB EC	CB ED	CB EE	EE	CB d EE FD CB
	6	CB F7	CB FO	CB F1-	CB FZ	CB F3	CB F4	CB F5	CB F6	00 0 0 0 0 0 0	i d
	7	CB FF	CB F8	CB F9	CB FA	CB FB	CB FC	CB FO	CB FE	50 CB	FB FD CB d FE

BIT SET, RESET AND TEST GROUP

	Symbolic				Fla	<b>.</b>				1	0	p-Cod	le .	No. of	No.of M	Heaf T		
. seconosie		3	Z		H	·	P/V	8	C	78	543	218	Hex	Bym	Cycles	Santus	Co summer	2
SIT b, r	2 - 7b			X	ī	X	X	e	•	11	001	011	CB	2	2	8	1	į Rag.
511 <b>4</b> , 1			i '							Q1	•	r					000	8
BIT b. (PL)	Z - (HL)	x		X	1	X	x	8	•	11	Ü	011	CB	2	<b>3</b>	12	001	C
• · · · · · ·	_									61	•	110			1		010	0
81T b. 3X+d)6	Z - (IX+d)	×	;	X	1	X	X		•	11	011	101	00	4	\$	28	011	E
							i			11	001	811	CB	İ	1		100	H
	٠.								Ì	-	4	-	! !	١.		l	101	L
										01	•	110		ľ			111	1 A
		ĺ					1									1	<u> </u>	Bit Tested
BT b. (IY+d)b	Z - (1Y+d)	×	1	X	1	X	X		•	1		101	FD	4	5	20	000 -	G
_		!					1			11	001	011	CB		1		001	1
	į							l		-	4	-		ł			010	2
	1						1			01	b	118		1		1	011	3
	İ	l						ĺ							1	1	100	4 .
	ľ						ŀ	; 1					1	1	i	Ì	101	5
	1	l						I		1			!	1	İ	1	110	6
		l	1				1		!				i	1	L		111	1
SET b, r	rb - 1	•	•	X	•	X	•	•	•	1		011	CB	2	2	8		
	) (	1						į	1	Ш			1	1				
SET b, (HL)	(HUb - 1	•	•	X	•	X	•	•	•			011	CB	2	4	15		
	l	;			<b>]</b>					O		110	,	1				
SET b. (IX+d)	(IX+d)b = 1	•	•	X	•	X	•	•	•	1		101	1	4	6	23		
		İ	1					1		1		011	C8	1	1	l	l	
	1	!	1	l			1	1		-	. •	-				İ		
	ł	1	1		! j	1	1	ļ		Ш	•	110		1.	_			
SET b, (1Y+d)	[(1Y+d)p - 1	•	•	X.	•	X	•	•	•	1		101	FO	4	•	23	'	
	1		1				1	•		1	001	011	CB		1			
	i			1	1	1					•	-	İ		1			
	}			I					1	lan.	] •	110	1	1				
	1	1					1		1	03	0		!		1		To form	new On-
RES b. 1	(sp - 0	ĺ		i	1	ĺ	1		ł	ш	8 .		i	1	1		Code repi	-
	s≡r, (HU,						1						:				of SET b	
	(IX+d),	İ					1		1				1	1	1	i ′		s and time
	(IY+d)				1									1		}	states for	-
							1							1			instruction	
		ł	1	1	1	ı	1	ı	1	l			i	i	!	ı	1	

Notes: The notation so indicates bit b (0 to 7) or location s.

Flag Notation: \* = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  $\frac{1}{2}$  = flag is affected according to the result of the operation.

## JUMP GROUP

#### CONDITION

		ĺ	UNI- CZMB.	CARRY	CAMEY	2130	MOM 35	PANITY EVEN	PARTY	SAME MES.	SUMM Page.	9CE.
ייאני אווענ	IMMED. EXT.		E3 .	94	3		CZ B			YA a	12	
JUMP 'JP'	RELATIVE	PC+e	18 e-2	38 8 - 2	30 e-2	28 e-2	20 e-2					
Mine, ab.		(HL)	21						<u> </u>			
MML .h.	REG.	(IXI)	00 E9									
Yarin . Ib.		(14)	FD ES								<u> </u>	
DECREMENT 8, JUMP IF NON	RELATIVE	PG+e					·					10

## JUMP GROUP

	Symbolic				Fle	#				}	0	p-Cad	ie	1	Maraf M	1		
Marmaria	Operation	8	2		н		PA	=	C	75	543	219	Mex	Bytes	Cycles		Came	sants
<b>y</b>	PC - oa	•	•	X	•	X	•	•	•	11	000	011	a	3	3	10		
				-	1					-	9	-			Ī	l	}	
	1			1	- 1					-		-		ì	<b>!</b>		Œ	Candition
JP cc. na	If condition as	•	•	X-	•	X	•	•	•	11	Œ	810		3	3	10	000	NZ non zero
	IS TIME PC - ACL									-		-		1	Ì	ì	001	Z 2000
	otherwest									-	*	-		1	1	ł	010	MC non cerry
	contieve		i				•									1	011	С сэгтү
			1					1						l	1		100	PO parity odd
	İ		1							1				1	1	l	101	PE parity even
			1					1						t	1		110	P sign positive
JR e	PC - PC+e	•	•	X	•	×	•	•		00	011	000	18	2	3	12	111	M sign negative
311.6			l					1	ĺ	-	+2	-						
JR C. e	HC=Q	•		X	•	×	•	•	•	00	111	000	38	2	2	7	if co	ndition not met
J. U, U	continue		1		ĺ		ŀ	1		-	-2	-	-		İ			
	If C = 1.					ĺ	1			}			}	2	3	12	if co	ndition is met
	PC - PC+e		1.			1		ł		1				l	1			
JR NC. e	H C = 1.	•	•	x	•	×		•	•	00	110	000	30	2	2	7	It co	ndition not met
311 110, 0	continue	i	.		1		i	1	1	-	<b>e-2</b>	-			1	1		
	If C = Q	1		ŀ		1			1	1			1	2	3	12	If co	ndition is met
	PC - PC+e	ĺ			1	1		1	1	Ì				1				
JR Z. e	H Z = 0	•		X		X		•	•	00	101	000	28	2	2	7	if co	ndition not met
	continue		i		1	1		1	;	-	<b>e-2</b>	-	! 1	1				
	If Z = 1.		1	1	1	i		1					1	2	3	12	If co	ndition is met
	PC - PC+e		1	İ		1	1	!	1				l	1				
JR NZ. e	H Z = 1.		•	l x	•	! x	•	•	•	00	100	000	20	2	2	7	If co	ndition not met
• • • • • • • • • • • • • • • • • • • •	continue	Ì		i .	1			l		-	+2	-			1	Ì		
•	11 Z = Q	1					1	1		1			Ì	2	3	12	If co	ndition s met
	PC - PC+e	1						ĺ		i				1	1			
JP (HL)	PC - HL			X		Y	Ų.		•	111	101	901	E9	1	1	4		
			i			1	1	1	1	-				1		1	1	
JP (IX)	PC - IX			X		l x	•	-	•	11	011	101	00	2.	2	: 8		
a. 1171			1					i		11	- 101	001	E9	1		1	1	
J₽ (IY)	PC - IY			İx		1 x	•		•	11	111	101	FD	1 2	2	8		
1111			.				İ	1		11	10	001	E9	1.	İ		i	
						1	i	1						1		İ		•
DJNZ. e	8 - 8-1			l x		X	•	•	•	00	010	000	10	2	2	8	11 6	= C
	If B = Q			1	!	1				-	. +2	-	-	1	1			
	continue	1												1			1	
		1	İ	1	1			i		1						1		
	H B # 0.	1	1	İ	i	1								2	3	13	If B	<b>≠</b> 0
	PC - PC+e		i	1	1		ļ						1	1		1		

Notes: e represents the extension in the relative addressing mode.
e is a signed two's complement number in the range <126, 129>
e-2 in the op-code provides an effective address of pc+e as PC is incremented by 2 prior to the addition of e.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, • = flag is affected according to the result of the operation.

#### CALL AND RETURN GROUP

to any any on from CONDITION UM-NOM NOM PARITY PARITY MER SIGN REG. COMD. CARRY CARRY ZERO ZERO EVER 000 NEG. POS. 1/1 CO DC D4 CC C4 EC **E4** FC F4 IMMED. 'CALL' . . EXT. . . . \* R RETURN REGISTER (SP) 08 De **C8 (3)** EB 'RET' ES F F INDIR (SP+1) RETURN FROM REGISTER (SP) ED INT. RETI' INDIR. (SP+1) 40 RETURN FROM NON MASKABLE REGISTER (SP) ED (SP+1) 45 INT 'RETN'

NOTE - CERTAIN
FLAGS HAVE MORE
THAN ONE PURPOSE.
REFER TO Z80-CPU
TECHNICAL MANUAL
FOR DETAILS.

## **RESTART GROUP**

		OP	
	0000H	c7	'RST O'
	0008 <sub>H</sub>	CF	'AST &'
CAL	0010 <sub>H</sub>	<b>0</b> 7	'RST 16'
L	0018 <sub>H</sub>	DF	'RST 24'
D D	0020 <sub>H</sub>	E7	'RST 32'
E S	6028 <sub>H</sub>	EF	'RST 40'
	0030 <sup>H</sup>	n	'RST 48'
	0038 <sup>H</sup>	PF	'RST 56'
<u> </u>			

## CALL AND RETURN GROUP

	Symbolic 1				Fle	<b>**</b>				1	0	e Cou	je ·	No. of	Me of M	Ne.et T	
Mormanic		3	7		N		PIVI			78	SA3	215	Hex	Bytes	Cycles	Status	Comments
CALL no	(\$P-1) - PCH		<u> </u>	X		×	•	•	•	11	001	101	. CO	+3	5	17	
PACE IIII	(SP-2) - PC		۱ ۱							-		- 1		i	1	: ;	,
	PC - na		:		1					-		-		ł	i	1	*
							,		1	!		i		!	£	i !	
CALL CC. NO	If an adjates			×	•	×		•	. •	11	Œ	100		3	<u>`</u> 3	110	If cc is faise
CALLEL MI	ce is false			~	i	ż				! ; =	R	- 1		1	i	1	
	continue				•				:	-	•	-	ı	13	5	17	If cc is true
	otherwise	٠		i	ļ				!							1 1	1
	SAFTING BIS		1	1	1			l	ļ	į		1		-	i		
	CALLAG		İ		ĺ	1		•	1	Ì			· !	1	1	:	
	CALL XII		1		Į	l			İ	i				i	1	•	
RET	PC (SP)	•		! : X	:	X			. •	111	001	001	C	i <b>1</b>	3	.10	1
REI	PCH - (SP+1)			1	•	1	[	ı	t					1	1		
•	ACH - (SEAL)		;		ŧ	t	1	l	1	1			•	1	]	!	
9FT	If condition			1		¥		•		111	Œ	900		1	11	15	if cc is false
RET cc	er at balan			<b>!</b> ^	i	. ~.	1		İ					i	ĺ		•
	100		1	í	:	i	i	ŧ					1	1	3	111	If cc is true
	continue,			Ĭ		1	-	•					1				ce   Condition
			İ	ŧ		i		•	•				ì	1	1	į	000 NZ non zero
	RET	ļ		Į,	i	1		•	[				1	1	1	1	001 Z zero
	Inc.		i	1			ì	:	1				l		İ	:	1010 NC non carry
8571	Return from			X		X				11	101	101	ED	2	14	14	911 C carry
RETI	1	-	1	1 ^		j ^		Ī		1		101	ł	_	į		100   PO parity odd
RETN!	Return from					X				1 .		101	•	12	4	i14	101 PE parity even
WEIM.	non maskable	1	1	1 ^	1	1	1			4		101		1	1	1	110 P sign positive
	interrupt		!	1	!	1		1	!				Í	1	1	1	111 M sign negative
	Interrupt			1	1	İ	1	ŀ	1				:	ļ	1	1	1
207	(SPI) - PCH			x		X				1,1	•	111	1	11	3	111	:
RST p	(SP-Z) + PCL			1 ^	-	1 ^				1			Ì	į.		:	•
				1		1	1	L					ı	•	1	;	1
	PCH - 0		1		1		1	ſ	1	1			i	1	i	1	•
	Lef - h					1	1	1	1				ì	1	-	7	1 10
		1	i	1	1	ļ		i	. 1	ĺ			i			Ì	000 00H
	1	1						١	;	1			1	ļ	i		001 08H
				ĺ	1		1	1		i			i	ì	ŀ	1	010 10H
	1	1		1			1	1					į L	ĺ	1 -	1	011 18H
		1	1	1			1	-	1	1				1		i	100 20H
			1	ŀ						1			1	1			i 101 28H
	ļ		1	1		1	1	İ	1	1	,		1	1	ľ	1	110 30H
	i		1	1	1		1		ĺ	1			1	1		1	111 38H
	l	1	-	1	1	ı	1	ŀ	1	i			1	1	1	Ť	1 1

RETRIORS IFF2 - IFF1

Flug Netwies:  $\bullet$  = flug not affected, 0 = flug reset, 1 = flug set, X = flug is unknown,  $\frac{1}{2}$  = flug is affected according to the result of the operation.

#### INPUT GROUP

PORT ADDRESS REG. INDIA. (0) R ΕD ٤ 78 ED, G 40 ΕD C D. 48 0 £Ο INPUT 'IN' D 50 £ EΩ Ε 58 S EΘ Н 60 N EĐ L 68 'INI' - INPUT & ED. Inc HL Dec B A2 'INIR' - INP, Inc HL ED Dec 8, REPEAT IF BIO REG. 82 BLOCK INPUT (HL) 'IND' - INPUT & ΕD COMMANDS Dec HL Dec B AA 'INDR'- INPUT, Dec HL €D Dec 8, REPEAT IF BAD 84

INPUT

DESTINATION

#### **OUTPUT GROUP**

SOURCE REG. REGISTER IND. 8 C H (HL) **D3** IMMED. OUT. ED REG. ED ED ED ED ΕD (0) INO. 79 69 'OUTI' - OUTPUT REG. ED , (C) Inc HL, Dec b IND. A3 'OTIR' - OUTPUT, Inc HL REG. ED (C) Dec B, REPEAT IF B#0 IND. 83 BLOCK OUTO - OUTPUT REG. OUTPUT £Ο (C) Dec HL Dec B IND. COMMANDS AB 'OTOR'-OUTPUT, Dec HL REG. ED (C) Dec B, REPEAT IF B # 0 IND. PORT

DESTINATION ADDRESS

## INPUT AND OUTPUT GROUP

	Symbolic	!			A	-						) p-Ca	de .	No.ef	Re. of M	Me.of T	1
Masmotic	Operation	3	Ž		H		PIV	N	C	76	543	210	Her	Byces	Cycles	States	Comments
IN A (n)	A - (n)	•	•	X	•	X	•	•	•	11	011	011	05	2	3	11	1 10 Ag - A7
			İ	- 1					l	-		-				1	Acc 10 Ag ~ A1
IN r, (C)	1 = 1CI		1	X	1.	X		9	•	1	101		ED	2	3	12	C 10 AQ - A7
	if r = 110 only		1		l		!		1	01	f	000					8 10 A8 - A15
	the flags will	I	i				1		1	ļ		- 1		1	1	l	
	be affected.		1	1	1				l	l				.]	ł	1	ſ
	•		0						l			1					
INI	(HT) - (C)	X	1	X	×	X	X	1	•	t	101		ED	2	4	16	C to Ag ~ A7
	8 + B-1	Ī	Ì						l	10	100	010	AZ ·	1		i.	8 to Ag ~ A15
	HL - HL+1	ļ			i			_	}					_			
INIA	(HL) - (C)	X	1	X	X	X	X	1	•	1	101	- 1	ED	2	15	21	C to Ag ~ A7
	8 - 8 - 1	i		1	i				l	10	110	010	82		(II B + 0)		8 to Ag ~ A15
	HL - HL+1	Ì	i .		i				l	i		1		2	4	16	
	Repeat until		'	ĺ	i				ł			i	•		KIT 8 - 01	i	İ
	8 = 0		1_					İ	1						l		
_	i.,		0				l		•								
IND	(HL) - (C)	X		X	X	X	X	1	•	:	101		ED	2	4	16	C to A0 ~ A7
	8 - 8-1	l	İ		l	ĺ		İ	1	10	101	010	AA				8 to Ag ~ A15
	HL - HL-T		١.						1_				c n	_	1_		
INDA	(HT) - (C)	X	1	X	X	X	×	1	•		101		ED	2	5	21	C to Ag ~ A7
	8 - 8-1	1		i	1		١.		•	ייי	111	UTU	BA		(11 8 + 0)	16	8 to Ag ~ A15
	HL + HL-1			1						1		İ		2 -	4 (If 8 = 0)	1 -	
	. Repeat until	i	i		1				ł	i		1			411 0 - W		
DUT I-1 A	B = 0			x		x		•			010	011	03	2	3	11	A A-
OUT (n), A	: (a) - A	•	-	^	-	^		-	•	ļ'''	010		U.S	1	•	ļ.,	10 A0 - A7
OUT (C), r	(0) - 1-			x		x				١.,	101	101	ED	2	3	12	Acc to Ag ~ Ags C to Ag ~ Ag
001 107,1	16 - 10	-		^	-	^		~	-	1	,,,	001	٠.	1		'-	B to Ag ~ A15
	İ	•	0	l		l		1	1		•	33.		1			212.18
OUTI	(C) - (HL)	x		x	x	x	×	1		1,,	101	101	ED	2	4	16	C to A0 ~ A7
0011	8 + B · 1	^	1.	^	^	_	-	١.		1	100	- 1	A3	-	[		8 to Ag ~ A15
	HL - HL+1	l	1	l			1	ŀ	1	-		•	-		1		3 113
OTIR	(C) - (HL)	x	1,	x	x	x	x	1		1,,	101	101	ED	2	5	21	C 10 Ag ~ A7
••••	8 - 8-1	-	1		''			i .		ł	110	- 1	83	-	AH B + 01	-	8 to Ag ~ A15
	HL - HL+1	1		:		-				1.				2	4	16	1
	Repeat until	1	-	<u>+</u> ·			1					-		-	EII 8 - 01	"	
	8 = 0		1	l	1		1		1				•	1	٠, -	l	
			0	l			1					ı		1	1	1	į
OUTD	(C) - (HL)	x	1	x	x	x	X.	,	•	111	101	101	ED.	2	4	16 '	C to A0 ~ A7
	8 + 8 - 1	Ĭ .	1			1	"				101	. 1	AB		1	"	8 to Ag ~ A15
	HE - HL-1				`	Ī	1			1	. • •				1		. " "
OTOR	(C) - (HL)	x	1	x	x	x	x	1	•	111	101	101	ED	2	5	21	C to A0 ~ A7
<b>-</b> ··	6 - 8-1	"		1				ľ	1		111		88	[	KI B + 0)	-	B to Ag ~ A15
	HE - HL-1			·	1									2	4	16	" "
	Repeat until				l									Γ.	111.B = 0)	1 -	
	8=0	1		1	1	1	l	ł	١			- 1			[ "	l.	

Motor: (1) If the result of \$-1 is zero the Z flow is set, otherwise it is reset.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

1 = flag is affected according to the result of the operation.

# 280 - CPU INTERRUPT STRUCTURE

# MASKABLE (INT)

# Mode 8


-Place instruction ento Date Bus during INTA = MI + IORQ like 8000A

#### Mode 1

Restart to 38<sub>H</sub> or 56<sub>10</sub> ('RST 56')

# Mede Z

Used by Z80 Peripherals



# NON MASKABLE (NMI)

Restart to 66<sub>H</sub> or 102<sub>10</sub>

# INTERRUPT ENABLE/DISABLE FLIP-FLOPS

Action	IFF <sub>1</sub> IFF <sub>2</sub>	
CPU Reset	0 0	
DI	0 0	
EI	1 1	
'LD A, I	• •	IFF <sub>2</sub> - Durity flag
LD A, R	• •	IFF <sub>2</sub> - Parity flag
Accept NMI	4 IFF1	FFT - IFF2
RETN	IFF <sub>2</sub> •	IFF <sub>2</sub> + IFF <sub>1</sub>
Accept INT	0 0	
RETI	•. •	

#### APPENDIX 4

# SPECIFICATIONS MT-80Z

# CPU:

Z80 Micro Processor, 1.79 mhz clock, crystal controlled

# RAM:

2K Supplied - expandable on board to 4K

# EProm/Rom:

2K monitor supplied - expandable on board to 8K (with 2K RAM)
4K (with 4K RAM)
6K (with 2K RAM)

# Expansion Bus:

STD (Prolog, Mostek) Z80 Bus fully buffered Full DMA with on/board memory and I/O devices

# Parallel I/0:

- 2 8 bit dip switch input ports 1 dedicated and readdressable through the on board solderless breadboard 1 uncommitted - can serve as (2) 4 bit input ports or 2 groups of 4 logic switches
- 2 8 bit LED output ports 1 dedicated and readdressable through the on-board solderless breadboard, also useable as DATA bus monitor 1 uncommitted, can serve as (2) 4 bit output ports or 2 groups of logic indicators

On board parallel I/O expansion with addition of Z-80 Peripheral Interface Adapter and counter/timer chips (user supplied)

# Serial I/0:

Audio cassette interface, 165 baud data transfer rate

# Data & Function Entry:

36 key keypad, 19 function keys, 16 hexadecimal digit keys and 1 user defined key

# Readouts & Displays:

6 - 0.5" high 7 segment LED displays for readout of address and data plus user prompting 2 - sets of 8 LED displays for DATA readout on the two parallel output ports

# Hardware Single Step:

Single machine cycle. Run/cycle switch and single step pushbutton patchable to the WAIT line through solderless breadboard interface.

#### MONITOR:

2K software PROM monitor controls various computer functions such as system initialization, keyboard and display scanning, cassette tape read and write. Register and memory select/modify and display, single step, software break point, memory block transfer and others. All routines are user callable. Automatic software self test.

# Audio:

2.25" speaker and audio drive circuits are provided on board for user's special application involving digital tones

# Breadboarding Facilities:

All system bus and control lines are buffered and connected to a solderless breadboarding interface socket for easy patching to the on board SK10 breadboarding socket. Approximately 250ma of +5V available for breadboarding experiments

# Power Supply:

Unit comes with 1 amp 9VDC unregulated wall adaptor which plugs into on board +5 V regulator; short circuit proof with thermal shutdown protection

+/- VDC: On board regulators; short circuit proof with thermal shutdown protection \*\*\*\*(requires optional +/- 15VDC unregulated adaptor - factory available)

# Power Requirements:

Approximately 15 watts

# Case:

Polyethelyne blow-molded case with removable locking cover

# Size:

11" (27,94 cm) deep x 15" (38,1 cm) wide x 3" (7,62 cm) high

# Weight:


Approximately 2 lbs ( 1 kg)


# APPENDIX 5


# **SCHEMATICS**


Portions of this information have been reproduced courtesy of:


MULTITECH INDUSTRIAL CORPORATION 977 MIN SHEN E. ROAD TAIPEI 105 TAIWAN Republic of China














Page 6

#### APPENDIX 6

# MEMORY EXPANSION - External

The MT-80Z memory system can be expanded externally to 64k by using STD memory cards. In general, expanded external memory can be prom, static ram or dynamic ram. However, there are some things to consider before attempting to add memory on the MT-80Z.

- 1) Make sure that you have enough power to supply the external memory: There is approximately 250 ma of breadboarding power available from the MT-80Z power supply
- 2) Make sure that the external memory map isn't in conflict with the internal memory map
- days: those that depend upon the Z80 for refresh operation and those that don't. Both will work provided that you don't exceed their speed criteria relative to the clock rate of the MT-80Z with one exception. Dynamic ram cards that do depend on the Z80 refresh and address lines to refresh their ram will LOOSE their DATA if you attempt to use the hardware single step option of the MT-80Z. Inevitably the refresh line will be held high during single step operation and the address lines will not be chinging which precludes using this type of dynamic ram card. Only those cards that have an on board refresh signal generator will work during single step operation

Portions of this information have been reproduced courtesy of:

MULTITECH INDUSTRIAL CORPORATION 977 MIN SHEN E. ROAD TAIPEI 105 TAIWAN Republic of China

# MEMORY EXPANSION/CONVERSION - Internal

The MT-80Z on board memory can be expanded to several configurations. Some of these configurations require that the PC board be removed from the case to perform a cut and patch modification. The various configurations are listed below.

# 2532 EXPANSION

- Expands from 2K prom to 4k prom
  a)Replace 2716 with 2532
  - b) No cut and patch necessary
- U7 Expands from 2k prom to 4k prom
   a)Replace 2716 prom with 2532 prom
   b)No cut and patch necessary
- U8 Not expandable 2532


# 2732 EXPANSION

- U6 Not expandable to type 2732
- U7 Expands from 2k prom to 4k prom a)Replace 2716 with 2732
  - b)Cut J1-1,2
    - Cut J1-3,4
  - Cut J1-5,6 c)Patch J1-2,3
  - Patch J1-4,5
    - Patch J1-6,7
- U8 Not expandable to type 2732

# PROM TO RAM CONVERSION

- U6 Not convertable to type 6116
- U7 Converts from 2k prom to 2k rama)Replace prom with 6116
  - b)Cut J1-3,4
  - c)Patch J1-4,5
- U8 No conversion necessary

# MEMORY MAP



#### MT-80Z DISPLAY

The display of the MT-80Z is composed of six individual seven segment displays. The information presented on these displays is multiplexed by the <u>software</u> of the monitor program via output port U14 (see sheet 2 of schematics).

The individual displays are controlled by 14 signals (PCO thru PC5) and (PBO thru PB7). Six of these signals (PCO thru PC5) determine which one of the six displays will be active while the remaining 8 signals, (PBO thru PB7), define the individual segments and decimal points which will be illuminated.

Users can present their own information on the displays as follows:

The information patterns are defined by the user in a "buffer" zone in memory and then the user calls a subroutine in the monitor program. The monitor subroutine will distribute the user information on the displays and return.

Because the displays are <u>multiplexed</u> by the <u>software</u> it is necessary for the user to write a loop program which continues to call the monitor subroutine in order to maintain the information on the displays. If the user dosen't maintain the loop the information on the displays will collaspse.

The location of the display buffer is somewhat arbitrary and can be defined by the user by setting the IX register of the Z80 to that section of memory where the programmer (user) wants to allocate space for the message. The following example demonstrates how to display messages using the monitor subroutines.

#### HOW TO DISPLAY A MESSAGE

# -General Method -

- 1) Pick a convenient point in memory as a "buffer" for your message
- 2) Using the following example and table as a guide, store the necessary codes for your message in the "buffer" zone
- 3) Write a loop which calls the monitor subroutine continuously until some detectable event occurs (i.e. interrupt, keystroke etc..)
- 4) Upon detection of the event, take the appropriate action but bear in mind that the DISPLAYS WILL COLLAPSE once you leave the monitor subroutine
- 5) There are two subroutines which can be used to handle the display SCAN and SCAN1. The differences in these routines are explained in the following pages

# APPENDIX 7

# KEYBOARD AND DISPLAY

The following information is provided to help you:

- 1) Understand how the MT-80Z display works
- 2) Understand how the MT-80Z interprets the keyboard
- 3) Understand how to use the monitor subroutines to control the display and interpret the keyboard for your own purposes

Portions of this information have been reproduced courtesy of:

MULTITECH INDUSTRIAL CORPORATION 977 MIN SHEN E. ROAD TAIPEI 105 TAIWAN Republic of China

# SCAN1

[Address]: 0624

Function]: Scan keyboard and the display 1 cycle from right to left.

Execution time is about 10ms (9.97ms exactly). -

[Input]: IX points to the display buffer.

[Output]: (1) If no key-in, then carry flag = 1.


(2) If key-in, carry flag = 0 and the position-code of the

key is stored in register A.

[Supplement]: (1) 6 bytes are required for 6 LED's.

(2) IX points to the rightmost LED, IX+5 points to

the left most LED.



(3) See Fig. 3-11-4 for the relation between each bit and the seven segments.

SCAN

[Address]: 05FE

[Function]: Similar to SCAN1 except:

(1) SCAN1 scans one cycle, but SCAN will scan till a new key-in.

(2) SCAN1 returns the position while SCAN returns the

internal code of the key pressed.

[Input]: IX points to the display buffer.


[Output]: Register A contains the internal code of the key pressed.

[Register]: Destroy AF,B, HL, AF', BC', DE'.

EXAMPLE : Display HELPUS , HALT when Step is pressed.

		1	DIS	PLAY 'HEL		KEY-STEP PUSHED:
1800		2		ORG	1800H	
1800	DD212018	3		LD	IX, HELP	
1804	CPFE05	4	DISP	CALL	SCAN	0.000
1807	FE13	5		CP	13H	;KEY-STEP
1809	20F9	6		JR	NZ,DISP	
180B	76	7		HALT		
		8	;			
1820		9		ORG	1820H	: 'S'
1820	ΑE	10	HELP	DEFB	OAEH	; 'S'
1821	<b>B</b> 5	11		DEFB	OB 5 H	; 'U'
1822	1 F	12		DEFE	01 FH	'L'
1823	85	13		DEFB	085H	E
1824	8F	14		DEFB	08FH	, —
1825	37	15		DEFB	037H	; 'H'
		16	;			
		17	SCAN	EQU	O5FEH	
		18		END		

Details of the display buffer are given below:



	Display	Segment of	dpcbafge	Data	Addr
Position	Format	Illumination	upcuarge	Data	
	5	a,c,d,f,g,	1 0 1 0 1 1 1 0	AE	1820
Right	L	b,c,d,e,f,	1 0 1 1 0 1 0 1	B5	1821
1	F	a,b,e,f,g,	0 0 0 1 1 1 1 1	1 F	1822
		d,e,f,	1 0 0 0 0 1 0 1	85	1823
	=	a,d,e,f,g,	1 0 0 0 1 1 1 1	8F	1824
Left	14	b,c,e,f,g,	0 0 1 1 0 1 1 1	37	1825

CODE	E/D	30	98	ВА	36	AE	AF	38	BF	BE	3F	A7	80	83
DATA	0	,1	2	3	4	5	6	7	8	9	A	8	С	D
DISP	C	1	2	3	4	5	6	7	8	9	R	Ь		Ь
CODE	8F	0F	AD	37	89	61	97	85	2B	23	A3	1F	3E	ø3
DATA	Ε	F	c	н	I	J	К	L	М	N	0	Ρ	Q	R
DISP	E	F		Н	_	ل	F	L	<u>.</u>	<u></u>		.p	9	<u>г</u>
CODE	46	87	85	87	A9	07	86	84	63	A2.	32	02	C0	eə
DATA	9	т	U	v	W	×	Y	z	(	)	+		,	
DISP	5	F	U	H	ū	}	Y		C	J	$\dashv$	_		

# MT-80Z KEYBOARD

The MT-80Z keyboard is composed of 36 keys arranged in a 6 by 6 matrix. The matrix is "scanned" by the software of the monitor routines via I/O port U14 (see sheet 2 of schematicss)

The individual keys are software driven by I/O port U14 bits (PCO thru PC5). Closure is detected through software by analyzing I/O port U14 bits (PAO thru PA5). Debouncing is also accomplished through software. And finally, an identification code is assigned to each key by software, and placed in the "A" register of the Z8O for appropriate response by other programs. Users can interpret the keyboard for their own purposes by CALLing one of the two keyboard subroutines SCAN1 or SCAN . An explanation of the two routines and examples of their use is given in the following pages.

Please notice that both routines SCAN1 and SCAN will effect the displays!

#### SCAN1

[Address]: 0624

Function]: Scan keyboard and the display 1 cycle from right to left.

Execution time is about 10ms (9.97ms exactly).

[Input]: IX points to the display buffer.

[Output]: (1) If no key-in, then carry flag = 1.


(2) If key-in, carry flag = 0 and the position-code of the

key is stored in register A.

[Supplement]: (1) 6 bytes are required for 6 LED's.

(2) IX points to the rightmost LED, IX+5 points to

the left most LED.



# SCAN

[Address]: 05FE

[Function]: Similar to SCAN1 except:

(1) SCAN1 scans one cycle, but SCAN will scan till

a new key-in.

(2) SCAN1 returns the position while SCAN returns the internal code of the key pressed.

[Input]: IX points to the display buffer.

[Output]: Register A contains the internal code of the key pressed.

[Register]: Destroy AF,B, HL, AF', BC', DE'.

EXAMPLE : Display the key code of the key pressed.

1800	DD010010	1 2 3	;DISPL	AY INTERN. ORG LD	AL CODE 1800H IX,OUTBF
1800	DD210019	3 4	LOOP	CALL	SCAN
1804	CDFE05	5	LOOP	LD	HL, OUTBF
1807	210019	6		CALL	HEX7SG
180A	CD7806	7		JR	LOOP
180D	18F5	8		01.	
1000		. 9	,	ORG	1900H
1900	00	10	OUTBF	DEFB	0
1900	00	11	OUIDI	DEFB	Ō
1901	00	12		DEFB	· 0
1902	00	13		DEFB	Ŏ
1903	00	14		DEFB	Ö
1904	00	15		DEFB	Ö
1905	00	16	•	DHID	· ·
		17	, SCAN	EQU	O5FEH
		18	HEX7-SG	QU	0678H
			DGIAAR	END	00.011
		19		END	

When a key is pressed, the internal code of it is displayed on the data filed. The user may compare it with Fig. 2-11-5.

If you want to display the position code of the keys, you may change the program as follow:

# Position-Code (CALL SCAN1):

BREAK   AF'   BC'   DE'   HL'   RELA   INSERT   DELETE   COPY     O4   O5   O6   O7   1D   16   17   1C     INTER   IX   IY   SP   I IF   BRK   PT   BRK   PT   LOAD   DUMP     O8   O9   OA   OB   15   1A   1F   1E     USER   SZ · H   PNC   SZ · H'   PNC'   REG   PC   STEP   GO     OC   OD   OE   OF   1B   18   13   12	RESET	AF 00	BC 01	DE 02	нL 03	ADDR	DATA	PREV	NEXT
USER SZ-H PNC SZ-H PN	BREAK								
	INTER			,		BRK PT	BRK PT		
	USER KEY								

# Internal-Code (CALL SCAN):


RESET	AF 23	BC 22	DE 1E	HL 19	ADDR	DATA OF	PREV	NEXT
BREAK	AF <sup>′</sup>	вс' 1С	DE'	HL'	RELA	OE	DELETE 08	COPY 02
INTER	1X 17	1Y 10	SP 1F	1·1F	SET BRK PT	CLR BRK PT	LOAD	DUMP 01
USER KEY	SZ·H	PNC	SZ·H′ 21	·PNC	REG 12	PC OC	STEP 06	<b>GO</b>
۰.								



# 8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

- **■** MCS-85<sup>TM</sup> Compatible 8255A-5
- 24 Programmable I/O Pins
- **■** Completely TTL Compatible
- Fully Compatible with Intel® Microprocessor Families
- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40-Pin Dual In-Line Package
- Reduces System Package Count
- Improved DC Driving Capability

The Intel® 8255A is a general purpose programmable I/O device designed for use with Intel® microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.



#### 8255A FUNCTIONAL DESCRIPTION

#### General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel® microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

#### **Data Bus Buffer**

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

#### Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

#### (CS)

Chip Select. A "low" on this input pin enables the communiction between the 8255A and the CPU.

# (RD)

Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

# (WR)

Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

#### (A<sub>0</sub> and A<sub>1</sub>)

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus  $(A_0 \text{ and } A_1)$ .

#### **8255A BASIC OPERATION**

A <sub>1</sub>	A <sub>0</sub>	RD	WR	Ċ\$	INPUT OPERATION (READ)
0	0	O	1	0	PORT A - DATA BUS
0	1	0	1	0	PORT B - DATA BUS
1	0	0	1	0	PORT C - DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1	0	. 0	DATA BUS - PORT A
0	1	1	0	0	DATA BUS - PORT B
1	0	1	0	0	DATA BUS - PORT C
1	1	1	. 0	0	DATA BUS - CONTROL
					DISABLE FUNCTION
×	×	×	×	1	PATA BUS - 3-STATE
1	1	0	1	0	ILLEGAL CONDITION
×	X	1	1	0	DATA BUS - 3-STATE




Figure 1. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions



#### 8255A OPERATIONAL DESCRIPTION

#### **Mode Selection**

There are three basic modes of operation that can be selected by the system software:

Mode 0 - Basic Input/Output

Mode 1 - Strobed Input/Output

Mode 2 - Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis




Figure 3. Basic Mode Definitions and Bus Interface




Figure 4. Mode Definition Format

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255A has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

#### Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.






Figure 5. Bit Set/Reset Format

# Operating Modes

MODE 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port. When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

#### Interrupt Control Functions

When the 8255A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flipflop, using the bit set/reset function of port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.


INTE flip-flop definition:


(BIT-SET) — INTE is SET — Interrupt enable (BIT-RESET) — INTE is RESET — Interrupt disable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

#### Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- · Outputs are latched.
- · Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.






MODE 0 (Basic Output)





# **MODE 0 Port Definition**

	١		3	GRO	UP A		GRO	UP B
D <sub>4</sub>	D <sub>3</sub>	D <sub>1</sub>	D <sub>0</sub>	PORT A	PORT C (UPPER)	#	PORT B	PORT C (LOWER)
0	0	0	0	OUTPUT	ОИТРИТ	0	OUTPUT	OUTPUT
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT
0	1	1	1	OUTPUT	INPUT	7	INPUT	INPUT
1	0	0	0	INPUT	OUTPUT	: 8	OUTPUT	OUTPUT
1	0	1 0	; 1	INPUT	OUTPUT	9	OUTPUT	INPUT
	0	1	0	INPUŢ	OUTPUT	10	INPUT	OUTPUT
1	0	1	1	INPUT	OUTPUT	111	INPUT	INPUT
<u> </u>	1	0	1 0	INPUT	INPUT	12	OUTPUT	OUTPUT
<del>-</del>	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT
	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT
<del>-</del>	+	1	1	INPUT	INPUT	15	INPUT	INPUT

# **MODE 0** Configurations









# **Operating Modes**

MODE 1 (Strobed input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In mode 1, port A and Port B use the lines on port C to generate or accept these "handshaking" signals.

#### Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output.
   Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

#### **Output Control Signal Definition**

OBF (Output Buffer Full F/F). The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by ACK Input being low.

ACK (Acknowledge Input). A "low" on this input informs the 8255A that the data from port A or port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a "one", OBF is a "one" and INTE is a "one". It is reset by the falling edge of WR.

#### INTE A

Controlled by bit set/reset of PC<sub>6</sub>.

INTE B

Controlled by bit set/reset of PC2.




Figure 8. MODE 1 Output




Figure 9. Mode 1 (Strobed Output)

OUTPUT



# **Input Control Signal Definition**

STB (Strobe Input). A "low" on this input loads data into the input latch.

# **IBF** (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement IBF is set by STB input being low and is reset by the rising edge of the RD input.

# **INTR** (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB is a "one". IBF is a "one" and INTE is a "one". It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE 'A
Controlled by bit set/reset of PC<sub>4</sub>.
INTE B
Controlled by bit set/reset of PC<sub>2</sub>.




Figure 6. MODE 1 input




Figure 7. MODE 1 (Strobed Input)

# Combinations of MODE 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.




Figure 10. Combinations of MODE 1

#### **Operating Modes**

MODE 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. Interrupt generation and enable/disable functions are also available.

MODE 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

#### **Bidirectional Bus I/O Control Signal Definition**

**INTR (Interrupt Request).** A high on this output can be used to interrupt the CPU for both input or output operations.

#### **Output Operations**

OBF (Output Buffer Ful). The OBF output will go "low" to indicate that the CPU has written data out to port A.

ACK (Acknowledge). A "low" on this input enables the tri-state output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE 1 (The INTE Flip-Flop Associated with OBF). Controlled by bit set/reset of PC<sub>6</sub>.

#### **Input Operations**

#### STB (Strobe Input)

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop Associated with IBF). Controlled by bit set/reset of PC<sub>4</sub>.






Figure 11. MODE Control Word

Figure 12. MODE 2






Figure 13. MODE 2 (Bidirectional)

NOTE: Any sequence where WR occurs before ACK and STB occurs before RD is permissible.

(INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR )





Figure 14. MODE 2 Combinations

#### **Mode Definition Summary**

	мо	DE 0
	IN	OUT
PAO	IN	OUT
PA <sub>1</sub>	IN	OUT
PA <sub>2</sub>	IN	OUT
PA <sub>3</sub>	IN	OUT
PA4	IN	OUT
PA <sub>5</sub>	IN	OUT
PA <sub>6</sub>	IN	OUT
PA <sub>7</sub>	IN	OUT
PB <sub>0</sub>	IN	OUT
PB <sub>1</sub>	IN	OUT
PB <sub>2</sub>	IN	OUT
PB3	IN	OUT
PB4	IN	OUT
PB <sub>5</sub>	IN	OUT
PB <sub>6</sub>	IN	OUT
PB <sub>7</sub>	IN	OUT
PC <sub>0</sub>	IN	OUT
PC <sub>1</sub>	IN	OUT
PC <sub>2</sub>	IN	OUT
PC3	IN	OUT
PC4	IN	OUT
PC <sub>5</sub>	IN	OUT
PC <sub>6</sub>	IN	оит
PC7	IN	оит

МО	MODE 1						
IN	OUT						
IN	OUT						
IN	OUT						
IN	OUT						
IN	OUT						
' IN	OUT						
IN	OUT						
IN	OUT						
IN	OUT						
IN:	OUT						
IN	OUT						
IN	OUT						
IN	OUT						
IN	OUT						
IN	OUT						
IN	OUT						
IN	OUT						
INTRB	INTRB						
IBFB	OBFB						
STBB	ACKB						
INTRA	INTRA						
STBA	1/0						
18FA	1/0						
1/0	ACKA						
1/0	OBFA						



#### **Special Mode Combination Considerations**

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

- Lif Programmed as inputs —

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs -

Bits in C upper (PC<sub>7</sub>-PC<sub>4</sub>) must be individually accessed using the bit set/reset function.

Bits in C lower ( $PC_3-PC_0$ ) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

#### Source Current Capability on Port B and Port C

Any set of eight output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

#### Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C

allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.




Figure 15. MODE 1 Status Word Format




Figure 16. MODE 2 Status Word Format



# **APPLICATIONS OF THE 8255A**

The 8255A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 8255A to exactly "fit" the application, Figures 17 through 23 present a few examples of typical applications of the 8255A.




Figure 17. Printer Interface




Figure 18. Keyboard and Display Interface




Figure 19. Keyboard and Terminal Address Interface




Figure 20. Digital to Analog, Analog to Digital

Figure 22. Basic Floppy Disc Interface




Figure 21. Basic CRT Controller Interface

Figure 23. Machine Tool Controller Interface

#### 8255A/8255A-5

# **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation 1 Wat

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied, Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ; GND = 0V


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	٧	
V <sub>IH</sub>	Input High Voltage	2.0	Vcc	V	
VOL (DB)	Output Low Voltage (Data Bus)		0.45	٧	I <sub>OL</sub> = 2.5mA
VOL (PER)	Output Low Voltage (Peripheral Port)		0.45	V	I <sub>OL</sub> = 1.7mA
V <sub>OH</sub> (DB)	Output High Voltage (Data Bus)	2.4		V	l <sub>OH</sub> = -400μA
VOH (PER)	Output High Voltage (Peripheral Port)	2.4		V	I <sub>OH</sub> = -200μA
I <sub>DAR</sub> [1]	Darlington Drive Current	-1.0	-4.0	mA	$R_{EXT} = 750\Omega; V_{EXT} = 1.5V$
Icc	Power Supply Current		120	mA	
IIL	Input Load Current		±10	μА	V <sub>IN</sub> = V <sub>CC</sub> to 0V
lofL	Output Float Leakage		±10	μА	V <sub>OUT</sub> = V <sub>CC</sub> to 0V

Note 1: Available on any 8 pins from Port B and C.

# CAPACITANCE

TA = 25°C; VCC = GND = 0V

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CiN	Input Capacitance			10	pF	fc = 1MHz
C <sub>I/O</sub>	I/O Capacitance			20	pF	Unmeasured pins returned to GND



RENIPHERAL

\*VEXT is set at various voltages during testing to guarantee the specification.

#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = +5V \pm 5\%$ ; GND = 0V

**Bus Parameters** 

Read:

NOTE: The 8255A-5 specifica-tions are not final. Some parametric limits are sub-ject to change

		82	55A	825		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t <sub>AR</sub>	t <sub>AR</sub> Address Stable Before READ			0		ns
t <sub>RA</sub>	Address Stable After READ			0		' ns
t <sub>RR</sub>	READ Pulse Width	300		300		ns
t <sub>RD</sub>	Data Valid From READIII		250		200	ns
tor	Data Float After READ	10	150	10	100	ns
t <sub>RV</sub>	Time Between READs and/or WRITEs	850		850		ns

#### Write:

		82	55A	825		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t <sub>AW</sub>	Address Stable Before WRITE	0		0		ns
twA	Address Stable After WRITE	20		20		ns
lww	WRITE Pulse Width	400		300		ns
t <sub>DW</sub>	Data Valid to WRITE (T.E.)	100		. 100		ns
t <sub>WD</sub>	Data Valid After WRITE	30		30		ns

## Other Timings:

		82	55A	825		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t <sub>WB</sub>	WR = 1 to Output <sup>[1]</sup>		350	,°	350	ns
t <sub>IR</sub>	Peripheral Data Before RD	0		0		ns
t <sub>HR</sub>	Peripheral Data After RD	0	-	0		ns
tak	ACK Pulse Width	300		300		ns
t <sub>ST</sub>	STB Pulse Width	500		500		лs
tpS	Per. Data Before T.E. of STB	0		0		ns
tpH	Per. Data After T.E. of STB	180		180		ns
tAD	ACK = 0 to Output[1]		300		300	ns
<sup>t</sup> KD	ACK = 1 to Output Float	20	250	20	250	ns
twos	WR = 1 to OBF = 0 <sup>[1]</sup>		650		650	ns
<sup>t</sup> AOB	ACK = 0 to OBF = 1[1]		350		350	ns
tSIB	STB = 0 to IBF = 1[1]		300		300	ns
t <sub>RIB</sub>	RD = 1 to IBF = 0 <sup>[1]</sup>		300		300	ns
<sup>t</sup> RIT	RD = 0 to INTR = 0 <sup>[1]</sup>		400	- 191 -	400	ns
tsrr	STB = 1 to INTR = 1 <sup>[1]</sup>		300		300	ns
t <sub>AIT</sub>	ACK = 1 to INTR = 1 <sup>[1]</sup>		350		350	ns
twir	WR = 0 to INTR = 0 <sup>(1)</sup>	İ	850		850	ns



Notes: 1. Test Conditions: 8255A: C<sub>L</sub> = 100pF; 8255A-5: C<sub>L</sub> = 150pF.
2. Period of Reset pulse must be at least 50µs during or after power on. Subsequent Reset pulse can be 500 ns min.



Figure 25. Input Waveforms for A.C. Tests




Figure 26. MODE 0 (Basic Input)




Figure 27. MODE 0 (Basic Output)






Figure 28. MODE 1 (Strobed Inut)






Figure 29. MODE 1 (Strobed Output)




Figure 30. MODE 2 (Bidirectional)

NOTE: Any sequence where WR occurs before ACK and STB occurs before RD is permissible.

(INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR)

### APPENDIX 8

MONITOR PROGRAM
- SOURCE LISTING-

Reproduced Courtesy of

MULTITECH INDUSTRIAL CORPORATION 977 MIN SHEN E. ROAD TAIPEI 105 TAIWAN Republic of China

E & L modifications at addresses

0037 Hex & 077B Hex thru 07A4 Hex

\*\*\*See page 2 of source listing

# LOC OBJ CODE M STMT SOURCE STATEMENT

0037	71	191		DEFB	ZSUM				
		2490	KEYTAB:						
077B	03	2491	КО	DEFB	12H	; GO			
077C	07	2 492	K1	DEFB	1EH	; DUMP			*
		2493	K2			COPY			
077D	. 0B			DEFB	1CH	•			
077E	OF	2494	K3	DEFB	10H	; NEXT			
<b>077</b> F	20	2495	K4	DEFB	20H	; NOT USED			
<b>07</b> 80	21	<b>24</b> 96	K5	DEFB	21H	;NOT USED			
0781	02	2497	K6	DEFB	13H	;STEP			
0782	06	<b>2</b> 498	K7	DEFB	1FH	;LOAD			
0783	OA	2499	K8	DEFB	17H	; DELETE			
0784	OE	2500	K9	DEFB	11H	; PREV			
0785	22	2501	KOA	DEFB	22H	NOT USED			
0786	23	2502	ков	DEFB	23H	NOT USED			
0787	01	2503	KOC	DEFB	18H	;PC			
0788	05	2504	KOD	DEFB	lAH	;CLR BRKPT	ח		
0789	09	2505	KOE	DEFB	16H	INSERT	-		
078A	OD	2506	KOF	DEFB	14H	DATA			
078B	13	2507	K10	DEFB	09H	;HEX 9			
078C	1F	2508	K11	DEFB	OCH	;HEX C			
078D	00	2509	K12	DEFB	1BH	; REG			1
078E	04	2510	K13	DEFB	15H	;SBR			
078F	08	2511	K14	DEFB	1DH	;RE. A			
0790	OC	2512	K15	DEFB	19H	; ADDR			
0791	12	2513	K16	DEFB	0 DH	; HEX D			
0792	1E	2514	K17	DEFB	08H	_			
0793	1A	2515	K18	DEFB	06H	•			
0794	18	2516	K19	DEFB	03H	•			
0795	1B	2517	K1A	DEFB	-				
0796	19	2518	K1B	DEFB	07H				
0797	17	2519	K1C	DEFB	OFH	,	•		
0798	1D	2520	K1D	DEFB	05H	;HEX 5			
0799	15	2521	K1E	DEFB	04H	;HEX 4			
			K1E K1F	DEFB	02H	;HEX 2			
079A	11	2522 2523	K20	DEFB	OAH	;HEX A			
079B	14	2524	K21	DEFB	OBH	;HEX B			
079C	10				OEH	;HEX E			
079D	16	2525	K22	DEFB DEFB	01H	;HEX 1			
079E	1C	2526 2527	K23	סייםת	00H	;HEX 0			
		2527 2528	, The r	OW 77.07	sion has 2	docimal n	ointe	in f	the
	•	2529			play patter			III .	
		2529 2530	; :	ar urs	pray patter	111.			
079F	30	2531	MPF I	DEFB	00H	;BLANK		*	
07A0	02	2532		DEFB	вбн	<b>;</b> Y			
07A1	02	2533		DEFB	ВЗН	;d			
07A2	OF	2534		DEFB	3FH	<b>;</b> A			
07A3	1F	2535		DEFB	8FH	ξE			•
07A4	A1	2536		DEFB	03H	;r			22
						-	~ -		÷

```
COPYRIGHT , MULTITECH INCUSTRIAL, CORP. 1981
 3
            All right reserved.
     *
            No part of this software may be copied without
            the express written consent of MULTITECH
 6
            INDUSTRIAL CORP.
 7
 8
          ***********************
 3
10
11
12
13
14
15
     P8255
              EQU
                       03H
                                ;8255 I control port
                                ;8255 I port C
;8255 I port B
;8253 I port A
              EQU
                       02H
16
     DIGIT
     SEG7
              EQU
                       01 H
17
                       OOH
18
    KIN
              EOU
19
     PWCODE
              EOU
                       OASH
                                ;Power-up code
20
     ZSUM
              EQU
                       71 H
                                 This will make the sum of all
21
                                ;monitor codes to be zero.
22
     ; The following EQUATEs are used for timing. Their values
23
    ; depend on the CPU clock frequency. (In this version, the
24
25
     ; crystal frequency is 1.79 MHz.)
26
27
     COLDEL EQU
                                ;Column delay time for routine
                                ;SCAN and SCAN1.
28
                               ;Delay count for 1K Hz square wave, ;used by routin TONEIK.
     F1KHZ
              EQU
                       65
29
30
31
     F2KHZ
                       31
                                ;Delay count for 2K Hz square wave,
                                ;used by routine TONE2K.
32
                                :1K Hz and 2K Hz threshold, used by
                       42
     MPERIOD EQU
33
                                ;tape input routine PERIOD.
34
35
    ; The following EQUATEs are for tape modulation.
36
     ; If the quality of tape recorder is good, the user may; change '4 4 2 8' to '2 2 1 4'. This will double
37
38
     ; the tape data rate.
39
     ; If the quality of tape recorder is poor, the user may ; change '4 4 2 8 ' to '6 6 3 12'. This will improve
40
41
     ; error performance but slow down the data rate.
42
     ; Although the data format is changed, the tape is still
43
     ; compatible in each case, because only the ratio is
44
45
     ; detected in the Tape-read.
46
     ONE_1K EQU
ONE_2K EQU
47
48
     ZERO 1K EQU
ZERO 2K EQU
                       2
49
50
                       8
51
52
     ; I/O port assignment: (8255 I)
53
54
     ; port A (address 009):
55
              bit 7 -- tape input
bit 6 -- 'USER KEY' on keyboard, active low
56
57
              bit 5-0 row of keyboard matrix input ,active low
58
     ; port B (address 01H): 7 segaments of LED, active high
59
              bit 7 -- segament d
bit 6 -- decimal point
60
61
62
               bit 5 -- segament c
              bit 4 -- segament b
bit 3 -- segament a
63
64
               bit 2 -- segament f
65
               bit 1 -- segament g
66
              bit 0 -- segament e
67
68
     ; port C (address 02H):
              bit 7 -- tape & tone output
69
               bit 6 -- BREAK enable. NMI (CPU pin 17) will goes to
70
71
                         low 5 M1's (machine cycle one) after this
                         bit goes to low. (This bit is connected to
72
                         the reset input of external counter.)
73
74
               bit 5¢0 -- columns of keyboard and display matrix,
75
                        active high. Bit 5 is the leftmost column.
76
77
78
       There are two cases that will generate a RESET signal:
```

```
OBJ CODE M STAT SOURCE STATEMENT
 LOC
                                 (i) power-up
                       80
                                (ii) 'RS' key pressed
                       81
                       82
                             In both cases, the follow actions will be taken:
                                a) disable interrupt, set interrupt mode to 0
set I register to 00 and start execution
                       83
                       84
                       85
                                   at address 0000 (by Z80 CPU itself).
                                b) initial user's PC to the lowest RAM address;
                       86
                                c) set user's SP to 1F9FH;d) set user's I register to 00 and disable user's
                       87
                       88
                      83
                                   interrupt flip-flop;
                       90
                             In addition, subroutine INI will be called on power-up
                       91
                             reset, which has the following effects:
                                e) disable BREAK POINT;
                       92
                                f) set the contents of location 1FEEH 1FEPH to 66 and
                      93
                      94
                                   and 00 respectively. This will make instruction RST
                      95
                                   38H (opcode FF) have the same effect as BREAK.
                           ; Memory location POWERUP is used to distinguish power-up
                           ; from RS-key. (POWERUP) contains a random data when
                      98
                           ; power-up and contains PWCODE (OA5H) thereafter.
                     - 99
                                             B,0
0000
        0600
                     100
                                    LD
0002
        10FE
                     101
                                    DJNZ
                                                       ; Power-up delay
                     102
                     103
                           ; Initial 8255 to mode 0 with port A input, port B and C
                     104
                           ; output. The control word is 90H.
                     105
0004
        3E90
                     106
                                             A,10010000B
3000
        D3G3
                     107
                                    OUT
                                             (P8255),A
                     108
                     109
                           ; When the control word is sent out to 8255, all output
                     110
                           ; ports are cleared to 0. It is necessary to disable
                           ; BREAF and deactivate all I/O by sending OCOR to
                     111
                     112
                           ; port C.
                     113
                                             A, OCOH
8000
        3EC0
                     :14
                                    L.D
OCCA
        D302
                                    OUT
                     115
                                              (DIGIT),A
000C
        31AF1F
                                    LD
                                             SP, SYSSTK
                     116
                                                                ;initial system stack
                     117
                     118
                           ; If the content of location POWERUP is not equal to
                     119
                           ; PWCODE, call subroutine INI. Continue otherwise.
                     120
        3AE51F
OCOF
                     121
                                    LD
                                              A, (POWERUP)
0012
                     122
                                    CP
                                              PWCODE
        PEA5
0014
        C4C103
                     123
                                    CALL
                                             NZ, INI
                     124
                     125
                           ; Determine the lowest RAM address by checking whether
                           ; address 1000H is RAM. If yes, set user's PC to this ; value. Otherwise, set it to 1800H.
                     126
                     127
                     123
0017
        210010
                     129
                                    LD
                                              HL.1000H
001A
        CDF605
                     130
                                    CALL
                                              RAMCHK
                                             Z, PREPC
001D
        2802
                     131
                                    JR
001F
                     132
        2618
                                    LD
                                             H. 18H
0021
        22DC1F
                     133
                           PREPC
                                    LD
                                              (USERPC), HL
0024
        2600
                     134
                                    LD
                                              H, O
                     135
                           ; Address 28H and 30H are reserved for BREAK (RST 28H); and software BREAK (RST 30H). Skip these area, monitor
                     136
                     137
                     138
                           ; program resumes at RESET1.
                     139
0026
        180A
                     140
                                             RESET1
                     141
                            ************************
                     142
0028
                           RST28 ORG
                                             28H
                     143
                     144
                           ; Address 28H is the entry point of BREAK trap.
                           ; If a location is set as a BREAK point, the monitor
                     145
                     146
                             will change the content of this location to C7 (RST 28H)
                             before transfering control to user's program.
                     147
                           In execution of user's program, a trap will occur if user's PC passes this location. The motitor then takes
                     148
                     149
                     150
                           ; over control and the content of BREAK address
                           ; will be restored. Monitor takes care of everything
                     151
                     152
                             and makes the whole mechanism transparant to the user.
                     153
                           ; The return address pushed onto stack is the PC after
                           executing RST 28H. The original break address should be one less than that. The following 3 instructions
                     154
                     155
                           ; decrease the content of (SP) by one without changing
                     156
                     157
                     158
0028
        E3
                     159
                                              (SP), HL
                                    EX
0029
                                    DRC
```

HI.

2P

```
CBJ CODE M STMT SCURCE STATEMENT
LOC.
002A
       E3
                    161
                                  EX
                                           (SP), HL
                                           (HLTEMP), HL
002B
       22E81F
                    162
                                  LD
       180E
                    163
                                  JR
                                           CONT28
002E
                    164
                    165
                    166
                         RST30 ORG
0030
                    167
                         ; Instruction RST 30H (opcode F7) is usually used as:
                    168
                             i) Software break;ii) Terminator of user's program.
                    169
                    170
                          ; The effect of this instruction is to save all user's
                    171
                          ; registers and return to monitor.
                    172
                    173
                                          NM I
0030
       1834
                    174
                                  .TR
                    175
                          ********************
                    176
                          This is a part of reset routine. Address 0028 and 0030 are reserved for break point. Reset routine
                    177
                    178
                          ; skips this area and resumes here.
                    179
                    180
                                                            ;set user's I register and ;interrupt flip flop to 0
                          RESET1 LD
                                           (USERIP), HL
                    181
0032
       22D21F
                    182
                                           RESET2 ; monitor resumes at RESET2
                    183
0035
       181D
                    184
                    185
                    186
                          ; The following byte makes the sum of the monitor
                    187
                          ; code in ROM zero. ROMTEST is a self-checking routine.
                    188
                          ; This routine requires the sum of ROM to be zero.
                    189
                    190
                    191
                                  DEFR
                                           ZSUM
0037
       71
                    192
                           ***********************
                    193
                          RST38 ORG
                                          38H
0038
                    194
                    195
                          ; Entry point of RST 38H (opcode PP) or mode 1 interrupt.
                    196
                          ; Fetch the address stored in location IPEE and IFEF,
                    197
                          ; then jump to this address. Initially, 1FEE and 1FEF
                    198
                          ; are set to 0066. So RST 38 will have the same effect; as software break. Py changing the content of 1FEE
                    199
                    200
                          ; and IFEF, the user can define his or her own service
                    201
                    202
                            routine.
                          ; The next three instructions push the contents of 1FEE
                    203
                          ; and IPEF to stack without changing any relisters.
                    204
                    205
                                   PUSH
0038
       E5
                    206
                                           HL
        2AEE1F
                    207
                                  LD
                                           HL, (IM1AD)
0039
                                           (SP), HL
                    208
                                  EX
003C
        E3
                    209
                          ; The top of the stack is now the address of user
                    210
                          ; defined service routine. Pop out this address then
                    211
                    212
                          ; branch to it.
                    213
                                 RET
003D
        C9
                    214
                    215
                          ***************
                     216
                          CONT28:
                    217
                          ; This is a part of break service routine. It continues
                     218
                          ; the program at RST28.
                     219
                     220
                                           (ATEMP),A
                    221
                                  LD
003E
        32E71P
                     222
                          ; The monitor has charged the content of user's
                     223
                          ; program at break address. The next 3 instructions
                     224
                          ; restored the destroyed content. ERAD contains the
                     225
                          ; break address, BRDA contains the original data at
                     226
                     227
                          ; break address.
                     228
                                           HL, (BRAD)
        2AEO1F
                     229
                                   LD
0041
                                   LD
                                           A. (BRDA)
0044
        SAE21F
                     230
                                   LD
                                            (HL),A
0047
        77
                     231
                     232
                         ; Send break enable signal to hardware counter.
                     233
                          ; A normaskable interrupt will be issued at the 5th M1's.
                     234
                     235
                                           A,100000COB
                                   LD
        3E80
                     236
0048
                     237
                                   OUT
                                           (DIGIT),A
        D302
004A
                                                            ; 1st M1
                                   LD
                                            A, (ATEMP)
        3AE71F
                     238
004C
                                                            ; 2nd M1; 3rd M1; 4th M1
                                           HL, (HLTEMP)
                                   LD
                     239
004P
        2AE81F
                                   NOP
0052
        00
                     240
                     241
                                   RET
0053.
        СЭ
```

```
LOC
       OBJ CODE M STMT SOURCE STATEMENT
                           ; Return to user's program. Execute the instruction
                     243
                           ; at break address. After finishing one instruction,
                     244
                           ; a normaskable interrupt happens and control is
                     245
                           ; transferred to the monitor again.
                     246
                     247
                          RESET2:
                     248
                                   LD
                                            HL. USERSTK
0054
       219F1F
                     249
                                                              ;set user's SP
                                            (USERSP), HL
                                    LD
0057
       22D01F
                     250
       AF
                     251
                                    XOR
005A
                                    LD
                                            (TEST),A
       32E61F
                     252
005B
                     253
                          ; TEST is a flag for monitor's own use. Illegal key-in ; blanking (bit 7 of TEST) and automatic leading zero ; (bit 0) use this flag. Clear it here.
                     254
                     255
                     256
                     257
                                                              :Initial display pattern.
                                            IX, MPF I
005E
        DD219F07
                     258
                     259
                           ; Address 0066 is the address for normaskable interrupt.
                     260
                           ; Skip this area, monitor resumes at SETSTO
                     261
                     262
                                             SETSTO
0062
        C3D000
                     263
                     264
                     265
                                             66H
                     266
                           NM I
                                    ORG
0066
                     267
                           ; Entry point of normaskable interrupt. NMI will occur
                     268
                           ; when MONI key is pressed or when user's program is
                     269
                           ; breaked. The service routine which starts here saves all
                     270
                           ; user's registers and status. It also check the validity
                     271
                           ; of user's SP.
                     272
                     273
                                             (ATEMP),A
                                                               ;save A register
                     274
                                   . LD
0066
        32E71F
                                    LD
                                             A,10010000B
                     275
0069
        3E90
                                                               ;set 8255 to mode 0.
                                             (P8255),A
                                    OUT
                     276
006B
        D303
                                                               ;Port A input; B,C output.
                     277
                                             E000.A
        3EC0
                     278
                                    LD
006D
                                                               ;disable break and LED's
                     279
                                    OUT
                                             (DIGIT), A
006F
        D302
                                                               restore A register
        3AE71P
                     280
                                    LD
                                             A, (ATEMP)
0071
                                                               save register HL
                                             (HLTEMP), HL
                     281
                          RGSAVE
                                    LD
0074
        22E81F
                                                           return address from stack
                                                     ;get
                      282
                                    POP
0077
        E1
                                             (ADSAVE), HL
                                                               ;Save return address into
                                    LD
        22DE1F
                     283
0078
                                                               ;ADSAVE.
                     284
                                                               Set user's PC to return
                                             (USERPC), HL
                      285
                                   . LD
007B
        22DC1F
                                                               ;address.
                      286
                                                               restore HL register
                                             HL, (HLTEMP)
                                    LD
                      287
007B
        2AE81F
                                                               ;set user's SP to current SP
                                             (USERSP),SP
                                    LD
0081
        ED73D01F
                      288
                                                               ; save other registers by
                                             SP, USERIY+2
0085
        31D01F
                      289
                                    I.D
                                                               ; continously pushing them
0088
        PDE5
                      290
                                     PUSE
                                             IY
                      291
                                     PUSH
                                             IX
 DOSA
        DDE5
                                                               conto stack
                      292
                                     EXX
 008C
        D9
 008D
         E5
                      293
                                     PUSH
                                             HI.
 008E
                      294
                                     PUSH
                                             DE
        D5
 008F
         C5
                      295
                                     PUSH
 0090
        D9
                      296
                                     EXX
                                             AP, AF'
 0091
         08
                      297
                                     EX
                                     PUSH
                                             AF
 0092
         F5
                      298
 0093
         08
                      299
                                     EX
                                             AF, AF
                      300
                                     PUSE
                                             HL
 0094
         E5
 0095
        D5
                      301
                                     PUSH
                                             DE
                      302
                                     PUSE
                                             BC
 0096
         C5
                      303
                                     PUSH
                                             AF
 0097
         F5
                      304
                      305
                           ; The next two instructions save I register.
                      306
                             The interrupt flip-flop (IFF2) is copied into
                            ; parity flag (P/V) by instruction LD A, I.
                      307
                      308
                             The interrupt status (enabled or disabled)
                      309
                            ; can be determined by testing parity flag.
                      310
 0098
         ED57
                      311
                                     LD
                                             (USERIF+1),A
 009A
         32D31F
                      312
                                     LD
                      313
                      314
                            ; The next four instructions save IFF2 into
                            ; user's IFF.
                      315
                      316
 009D
         3E00
                      317
                                     T.D
                                             A, 0
 009F
         E2A400
                      318
                                     JP
                                             PO, SET IF
                                                               : PO - P/V = 0
 OCA2
         3E01
                      319
                                     LD
                                             A, 1
                                             (USERIF),A
 00A4
         32D21F
                      320
                            SETIP
                                    LD
                      321
```

LD

SP, SYSSTK

;set SP to system stack

00A7

31AP1P

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                     323
                           ; The next 8 instructions check user's SP. ; If the user's SP points to a location not
                     324
                     325
                          ; in RAM, display ERR-SP.
                     326
                     327
OGAA
        2AD01F
                     328
                                   LD
                                            HL, (USERSP)
        DD21B507
                     329
                                   LD
                                            IX, ERR SP
OOAD
                                   DEC
                     330
                                            HL
00B1
        2B
        CDF605
                     331
                                   CALL
                                            RAMCHE
0032
                                            NZ, SETSTO
0055
        2019
                     332
                                   JR
30B7
        2B
                     333
                                   DEC
                                            HL
00B8
        CDF605
                     334
                                   CALL
                                            RAMCHK
OOBB
        2013
                     335
                                   JR
                                            NZ, SETSTO
                     335
                          ; If the user's stack and system stack are ; overlayed, display SYS-SP. This checking
                     337
                     338
                     339
                          ; is done by the following instructions.
                     340
OOED
        DD21AF07
                     341
                                   LD
                                            IX, SYS SP.
                                   NOP
00C1
        00
                     342
00C2
                     343
                                   NOP
        CO
                     344
00C3
        1162E0
                     345
                                   LD
                                            DE, -USERSTK+1
                                            HL, DE
0006
        19
                     346
                                   ADD
       3807
0007
                     347
                                   JR
                                            C, SETSTO
0009
        DD21B61F
                     348
                                   LD
                                            IX.DISPBF
                                                      ;set carry flag to indicate
                                    SCF
0 OCD
                     349
                                                      ; the user's SP is legal.
                     350
                                    JR
                                             BRRSTO
                     351
OOCE
        1804
                     352
                           SETSTO:
                     353
                           ; STATE is a memory location contains the monitor status.
                     354
                           ; It will be described in detail later. STATE 0 stands
                     355
                           for fixed display pattern. The initial pattern 'uPF--1'; or message 'SYS-SP'... belong to this category. The next
                     356
                     357
                           ; two instruction set STATE to zero.
                     358
                     359
                                                      ;set A to O, also clear Carry flag
                                    XOR
                      360
OODO"
        AP
                                             (STATE), A
                     361
                                    LD
        32E41F
00D1
                                             A, (BRDA) ; restore the data at
                           BRRSTO LD
                      362
00D4
        3AE21F
                                                       ;break address
                     363
                                             HL, (BRAD)
                                    LD
                      364
00D7
        2AE01F
                      365
                                    LD
                                             (HL),A
OODA
        77
                     366
                           ; If the user's SP is legal (carry set), ; display user's PC and the content at PC.
                     367
                     368
                           ; Otherwise, display fixed message (ERR-SP
                      369
                      370
                            ; or SYS-SP or uPF--1)
                                    CALL
                                            C, MEMDP2
        DC0B04
                      371
OODB
                      372
                      373
                            *************
                      374
                            ; Scan the display and keyboard. When a key is
                      375
                            ; detected, take proper action according to the
                      376
                      377
                           ; key pressed.
                      378
                      379 MAIN:
                                             SP, SYSSTK
                                                               ;Initial system stack.
                                    LD
                      380
DODE.
        31AP1P
                                                      ;Scan display and input keys.
                      381
                                    CALL
                                             SCAN
00E1
        CDFE05
                                                       Routine SCAN will not return until
                      382
                                                       ;any key is pressed.
                      383
                                             BEEP ; After a key is detected, there
                                    CALL
00E4
        CDCB06
                      384
                      385
                                                    ; will be accompanied with a beep
                                                    ;sound.
                      386
                                                       ;Back to MAIN, get more keys and
                                    .TR
                                             MAIN
00E7
        18F5
                      387.
                                                       ; execute them.
                      388
                      389
                      390
                                       ********************
                      391
                      392
                            KEYEXEC:
                      393
                      394
                             Input key dispatch routine.
                              This routine uses the key code returned by subroutine
                      395
                            ; SCAN, which is one byte stored in A register. The
                      396
                            ; range of key codes from 00 to 1FH.
                      397
                      398
                            ; (i) key code = 00 c OFH :
                      399
                                  These are hexadecimal keys. Branch to routine KHEX.
                      400
                      401
                                     CP
                                              1 OH
00E9
        FE10
                      402
                                              C. KHEX
OORR
        3824
                      403
                                    JR
```

Appendix 8 Page 7

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                      404
                             If the key entered is not hexadecimal, it must be a
                      405
                           ; function or subfunction key. This means the previous
                      406
                          ; numeric entry has terminated. Bit 0 of TEST flag
                      407
                            must be set at the beginning of a new numeric entry
                      408
                            ; This is done by the next two instructions. (If bit 0
                      409
                           ; of TEST is set, the data buffer will be automatically
                      410
                            ; cleared when a hexadecimal key is entered.)
                      411
                      412
                                     LD
                                              HL, TEST
                      413
OOED
        21E61F
                                     SET
                                              0,(HL)
OOPO
        CBC6
                      414
                      415
                            ; (ii) key code = 10H ¢ 17H :
                      416
                                    (+, -, GO, STEP, DATA, SBR, INS, DEL)
                      417
                                    There is no state corresponding to these keys.
                      418
                                    The response of them depends on the current
                      419
                                    state and minor-state. (E.g., the response of '+' key depends on the current function. It is illegal
                      420
                      421
                                    when the display is 'uPF--1', but is legal when the display is of 'address-data' form.) In this
                      422
                      423
                                    documentation, they are named 'sub-function key'.
                      424
                                    They are all branched by table KSUBFUN and routin
                      425
                                    BRANCH.
                      426
                      427
                                     SUB
                                              105
OCF2
        D610
                      428
                      429
                                     CP-
0074
        PE08
                                              HL, KSUBFUN
                      430
                                     LD
        213707
OOF6
                                     JP
                                              C, BRANCH
        DAB003
                      431
00F9
                      432
                            ;(iii) key code = 18H ¢ 1FH
                      433
                                    (PC, Addr, CBr, Reg, Move, Rela, WRtape, RDtape)
These keys are named 'function key'. They are
                      434
                      435
                                    acceptable at any time. When they are hit, the
                      436
                                    monitor will unconditionally enter a new state.
                      437
                                    STMINOR contains the minor-state, which is required
                      438
                                    to dispatch some sub-function keys (e.g. +, -).
                      439
                      440
        DD21B61F
                      441
                                     LD
                                               IX, DISPBF
COFC
                                     SUB
                      442
0100
        D608
                                              HL , STATE
                                     LD
0102
        21E41F
                      443
                                               (HL), A ; set STATE to key-code minus 18H
0105
                      444
                                     L.D
                                                        ;The STATE is update here. It will
                      445
                                                        ; be modified later by local service
                      446
                                                        routines if the function-key is PC,
                      447
                                                        Addr or CBr. For other function-
                      448
                                                        keys, STATE will not be modified
                      449
                                                         later.
                      450
        21E31F
                      451
                                     LD
                                              HL, STM INCR
0106
                                                       ;set STMINOR to 0
                                     LD
                                               (EL),0
                      452
0109
        3600
                                               HL, KTUN ; KFUN is the base of branch table
         214107
                                     L.D
010B
                      453
                                                        ; the offset is stored in A
                      454
                                              BRANCH
        C3B003
                       455
                                     JP
0108
                       456
                       457
                            *****************
                       458
                            ;STATE:
                      459
                                               ;Display fixed pattern, e.g. 'uPF--1'.
                       460
                                 O=FIX
                                               The hex key entered is interpreted as
                       461
                                 1=AD
                       462
                                               ; memory address.
                                               The her key entered is interpreted as memory data.
                       463
                                 2=DA
                       464
                                               ;Display fixed pattern: 'Reg- ' and
                       465
                                 3=RGFIX
                                               ; expect register name to be entered.
                       466
                                               Expect parameters for 'Move' function. Expect parameters for 'Rela' function.
                       467
                                 4=£V
                       468
                                 5=RL
                                               Expect parameters for 'WRtape' func.
Expect parameters for 'RDtape' func.
                                 6=WT
                       469
                       470
                                 7=RT
                                               ;Hex-key entered will be interpreted as
                                 8=RGAD
                       471
                                               ;address name for registers.
                       472
                                               ;Hex-key entered will be interpreted as
                                 9-RGDA
                       473
                                               :data for registers.
                       474
                       475
                              Subroutine name conventions:
                       476
                                  (1) K???? - K stands for key, ???? is the key name, e.g. KINS corresponds to key 'INS'. Each time 2 key ???? is entered, the routine
                       477
                       478
                       479
                                                  with name K???? will be executed. All of
                       480
                                                  them are branched by table MPUN or KSUBFUN.
                       481
                                  (ii) H???? -- H stands for hexadecimal, ???? is the
                       482
                                                  current STAIE. For example, routine
                       483
```

```
484
                                                     HDA will be executed if the entered
                        485
                                                     key is hexadecimal and STATE is DA now.
                        486
                                                     These routines are branched by table
                        487
                                                     HTAB.
                                  (iii) I???? -- I stands for increment (+ key), ???? is
                        488
                                                     the current STATE. E.g. IMV will be
                        489
                                                     executed when STATE is MV and '+' key is entered. These routines are branched
                        490
                        491
                        492
                                                     by table ITAB
                                    (iv) D???? -- D stands for decrement (- key), ???? is
                        493
                                                     the current STATE. These routines are
                        494
                                                     branched using table DTAB.
G stands for 'GO' key, ???? is the current
STATE. These routines are branched using
                        495
                                     (v) G???? --
                        496
                        497
                                                     table GTAB.
                        498
                        499
                                 *************************
                        500
                        501
                              ; Hexadecimal, '+', '-' and 'GO' key may be entered after ; different function keys. The monitor uses branch tables
                        502
                        503
                              ; and STATE to determine the current function and branch
                        504
                              ; to the proper entry point.
                        505
                        506
                        507
                              KHEX:
                              ; Executed when hexadecimal keys are pressed; Use HTAB and STATE for further branch.
                        508
                        509
                        510
                                                             ;save A register in C
0111
                        511
                                        I.D
                                                  C, A
         4P
                                                             ; which is the hex key-code.
                        512
                                        LD
                                                   HL, HTAB
         214B07
                        513
0112
                        514
                              BR1
                                        LD
                                                   A, (STATE)
0115 -
        3AE41P
                                        JP
                                                  BRANCH
                        515
0118
         C3B003
                        516
                        517
                        518
                              KINC:
                              ;Branched by KSUBFUN table.
                        519
                              Executed when '+' key is pressed.
Use ITAB and STATE for further branch.
                        520
                        521
                              STATE is will be stored in A register at BR1.
                        522
                        523
                                                   HL, ITAB
        215707
                        524
011B
                                         JR
                                                   BR1
                        525
011E
         18F5
                        526
                        527
                              KDEC:
                        528
                              ;Branched by KSUBFUN table. Executed; when '-' key is pressed. Use DTAB and; STATE for further branch. STATE will be
                        529
                        530
                        531
                              ;stored in A register at BR1.
                        532
                        533
                                                   HL, DTAB
0120
       216307
                        534
                                                   BR1
                                         JR
0123
       18F0
                        535
                        536
                        537
                        538
                              KGO:
                               ;Branched by KSUBFUN table. Executed
                        539
                               when 'GO' key is pressed. Use GTAB and STATE for further branch. STATE will be
                        540
                        541
                               ;stored in A register at BR1.
                        542
                        543
         216F07
                                         LD
                                                   HL, GTAB
0125
                        544
                                                   BRÍ
0128
         18EB
                        545
                                         JR.
                        546
                        547
                        548
                               KSTEP:
                              ;Branched by table KSUBFUN. Executed ;when 'STEP' key is pressed.
                        549
                        550
                        551
                                         CALL
                                                   TESTM
                                                             ;Check if the left 4 digits
         CDE503
                        552
012A
                                                             of the display are memory address.
                        553
                                                             ; If not, disable all LED's as ; a warning to the user. This
                        554
                        555
                                                              is done by routine IGNORE.
                        556
                                         JP
                                                   NZ. IGNORE
0120
         C2BB03
                        557
                                                                        ;This data will be output
                                         LD
                                                   A,10000000B
0130
         3E80
                        558
                                                                        ;to port B to enable
                        559
                                                                        BREAK. It is done by
                        560.
                                                                        ;routine PREOUT.
                        561
                                                   PREOUT
                                         JP
0132
         C3A302
                        562
                        563
                        564
```

OBJ CODE M STMT SOURCE STATEMENT

LOC

```
OBJ CODE M STMT SOURCE STATEMENT
LOC
                     565
                           EDATA:
                           ;Branched by table KSUBFUN. Executed; when 'DATA' key is pressed.
                     566
                     567
                     568
                                                       ;Check if the left 4 digits
0135
       CDE503
                     569
                                    CALI
                                             TESTM
                     570
                                                       of the display are memory address.
0138
       2004
                     571
                                    JR
                                              NZ, TESTRG ; If not, branch to TESTRG
                                                         ; to check whether the display
                     572
                                                         ;is register or not.
                     573
       CD0B04
                     574
                                             MEMDP2
                                                         ; If yes, display the data of
013A
                                    CALL
                     575
                                                         that address and set STATE
                     576
                                                         ;to 2.
013D
                     577
       C9
                                    RET
                                                         ; check if the status is 8 or 9; (RGAD or RGDA).
013E
       PEO8 -
                     578
                           TESTRO
                                              9
                                    CP
                     579
0140
       DABBO3
                                             C, IGNORE
                     580
                                    JP
                                                         ; If not, ignore this key and
                     581
                                                         ;send out a warning message.
        CD7704
0143
                      582
                                     CALL
                                              REGDP9
                                                         ; If yes, display register and
                      583
                                                          ;set status to 9 (RGDA).
0146
        C9
                      584
                                     RET
                      585
                      586
                           KSBR:
                      587
                           ;Branched by table KSUBFUN. Executed ;when 'SBr' key (set break point) is
                      588
                     589
                     590
                            ;pressed.
                      591
0147
        CDE503
                      592
                                     CALL
                                              TESTM
                                                          ;Check if the display is of
                     593
                                                           'address-data' form.
        C2BB03
                      594
                                     JP
                                              NZ, IGNORE ; If not, ignore this key and
0144
                     595
                                                          send out a warning message.
014D
        2ADE1F
                      596
                                    LD
                                              HL, (ADSAVE) ; If yes, get the address
                     597
                                                            ;being display now.
0150
       ·CDF605
                                                         ;Check if this address is
                     598
                                     CALL
                                              RAMCHK
                     599
                                                          in RAM.
                                              NZ, IGNORE; If not, ignore the 'SBR' key
0153
       *C2BB03
                      600
                                     JP
                     601
                                              (BRAD), HL; If yes, set this address as
0156
        22E01F
                      602
                                    LD
                     603
                                                         ;a break point.
0159
        CD0B04
                      604
                                     CALL
                                              MEMDP2
                                                         ;Display the data of break
                     605
                                                         ;address and set STATE to
                     606
                                                         ;2 (DA).
                                     RET
015C
                     607
                     608
                     609
                     610
                           KINS:
                     611
                           ;Branched by table ESUBFUN. Executed
                     612
                           ; when 'Ins' key (insert) is pressed.
                     613
                                                         ;Check if the display is of ;'address-data' form now.
015D
        CDE503
                                    CALL
                     614
                                              TESTM
                     615
                                              NZ, IGNORE ; If not, ignore the 'INS' key
0160
        C2BB03
                     616
                                     JP
                                                         ; and send out a warning message.
                     617
                                              HL, (ADSAVE) ; If yes, get the address being
        2ADE1F
0163
                     618
                                    LD
                     619
                                                            ;displayed now.
                     620
0166
                     621
                                    NOP
        00
                     622
                                              (STEPBF), HL; Store this address in
0167
        22AF1F
                     623
                                    LD
                     624
                                                            ;STEPBP and the next address
                     625
                                                            in STEPBF+4 for later use.
                     626
                                     INC
016A
        23
016B
        22B31F
                     627
                                    LD
                                              (STEPBF+4), HL
                     628
                                    CALL
                                              RAMCHK ; Check if the address to be
016E
        CDF 605
                     629
                                                        inserted is in RAM.
                                             NZ, IGNORE ; If not, ignore the 'INS' key
0171
        C2BB03
                     630
                                    JP
                     631
                                                         ;and send out a warning message.
                                                       ;If the address to be inserted ;is in 1800-1DFF, store 1DFE into
                     632
                     633
                                                       :STEPBF+2
                     634
                                                       ;Otherwise, ignore the 'INS' key.
                     635
                     636
                                                       ;This is done by the following,
                     637
                                                       ;instructions.
0174
        11FEID
                     638
                                    LD
                                             DE. LDPEH
                                    LD
                                             A, É
0177
       7C
                     639
                                             1EH
0178
       PE1E
                     640
                                    CP
                                             C,SKIPH1
                     641
                                    JR
017A
        3807
                     642
                                    CP
                                             20H
       PE20
017C
                                              C, IGNORE
                                    JP
       DABBO3
                     643
017E
                                    LD
                                             D,27H
0181
        1627
                     644
                           SKIPH1
                                              (STEPBF+2), DE
        ED53B11F
                     645
                                   LD
0183
```

```
LOC
        OBJ CODE M STMT SOURCE STATEMENT
                     646
                     647
                           ; When one byte is inserted at some
                     648
                           ;address, all data below this address
                     649
                           ; will be shifted down one position.
                     €50
                           ;The last location will be shifted out
                     651
                           ; and therefore lost.
                           The RAM is divided into 3 blocks as
                     652
                     653
                           ;insert is concerned. They are:
                     654
                           ;1800-1DFF,1E00-1FFF and 2000-27FF
                     655
                           ;The 2 nd block cannot be inserted and
                     656
                           ;is usually used as data bank. System
                     657
                           ;data that of course cannot be shifted
                     658
                           ; are also stored in this bank.
                     659
                           ; block is independent of the other when
                     660
                           ; shift is performed, i.e. the data
                     661
                           ; shifted out of the first block will not
                     662
                           ; be propagated to next block.
                     663
                           ;The shift is accomplished by block
                     664
                           ;transfer, i.e. MOVE. This is the
                     665
                           ; job of subroutine GMV.
                     666
                           ;Routine GMV needs 3 parameters which
                     667
                           ; are stored in step-buffer (STEPBF):
                     668
                           ;STEPBF: starting address (2 bytes);
                     669
                           ;STETBF+2: ending address (2 bytes);
                          ;STEPBP+4: destination address (2 bytes).
                     €70
                     671
0187
        CDE402
                     672
                          DOM V
                                   CALL
                                            GMV
        AP
                                   XOR
018A
                     673
                                                ;After the RAM has been shifted down,
                     674
                                                ; the data of the address to be inserted
                     675
                                                ;is cleared to zero. This is done by
                                                ;the next two instructions. Register
                     676
                     677
                                                ;DE contain inserted address after GMV
                     678
                                                ;is performed.
       12
                                            (DE),A
018B
                     679
                                   LD
018C
        2AB31F
                     €80
                                   LD
                                            HL, (STEPBF+4); Store the data in (STEPBF+4)
                                                           ;into (ADSAVE).
        22DE1F
018F
                     681
                                   LD
                                            (ADSAVE), HL
0192
        CD0B04
                     682
                                                   ;Display the address and data, also
                                   CALL
                                            MEMDP2
                                                     ;set STATE to 2.
                     683
0195
       C9
                     684
                                   RET
                     685
                     686
                          KDEL:
                     687
                          ; Branched by table KSUBFUN. Executed
                           when 'Del' (delete) key is pressed.
                     688
                     689
0196
       CDE502
                     690
                                   CALL
                                            TESIM
                                                     ; Check if the display is of
                     691
                                                      'address-data' form.
0199
        C2BB03
                     692
                                   JΡ
                                            NZ, IGNORE ; If not, ingore the 'Del' key and
                                                       send out a warning message.; 'Delete' is quite similar to; 'Insert'. except that the memory
                     693
                     694
                     695
                     699
                                                       is shifted up instead of shifted
                    697
                                                       :down. See the comments on
                    698
                                                       ; routine EINS for detail.
019C
       2ADE1F
                     699
                                   LD
                                            HL, (ADSAVE) ;Get the address being displayed
                    700
                                                         :now. This is the address to
                    701
                                                         :be deleted.
                    702
                    703
0197
       00
                     704
                                   NOP
                    705
DALO
       22B31F
                    706
                                   LD
                                            (STEPBF+4), HL
Olas
       CDF 605 -
                    707
                                   CALL
                                            RAMCHK ; Check if the address is in RAM.
01A5
       C2BB03
                    708
                                   JP
                                            NZ, IGNORE : If not, ignore this key and
                    709
                                                       ;send out a warning message.
                    710
                                                    ; Pollowing instructions prepare the
                    711
                                                    ;parameters for routine GMV in step-
                    712
                                                    ;buffer. Refer to routine KINS for
                    713
                                                    ;detail.
01A9
       11001E
                    714
                                   LD
                                            DE, 1EOOH
01AC
       7C
                                   LD
                                            A, H
                    715
       PE1E
01AD
                                   CP
                    716
                                            1EH
01AF
       3807
                    717
                                   JR.
                                            C, SKIPH2
                                   CP
                                            20H
01B1
       FE20
                    718
                                            C, IGNORE
       DABB03
01B3
                    719
                                   JP
01B6
       1628 -
                    720
                                   LD
                                            D,28H
01B8
       ED53B11F
                    721
                          SKIPH2
                                  LD
                                            (STEPBP+2), DE
01BC
       23
                    722
                                   INC
       22AF1F
                    723
                                            (STEPBF), HL
01BD
                                  LD
01C0
       18C5
                    724
                                   JR
                                            DOMV
                    725
                    726
```

```
LCC
       OBJ CODE H STMT SOURCE STATEMENT
                         KPC:
                    727
                          ; Branched by table KPUN. Executed when
                    728
                    729
                            'PC' key is pressed.
                     730
                                           HL. (USERPC) ;Store the user's program
       2ADC1F
                     731
01C2
                                            (ADSAVE), HL ; counter into (ADSAVE)
                                   LD
                     732
01C5
       22DE1F
                                                    ;Routine WEMDP2 displays the address
                                   CALL
                                            MEMDP2
       CD0B04
01C8
                     733
                                                     ;in (ADSAVE) and its data. It also
                    734
                                                     ;set the STATE to 2.
                     735
                                   RET
                     736
01CB
       C9
                     737
                          KCBR:
                     738
                          ; Branched by table KPUN. Executed when
                     739
                          ; 'CBr' (clear break point) key is pressed.
                     740
                     741
                                                     ; Call subroutine CBRBR to clear
                     742
                                   CALL
                                            CLRER
01CC
       CDDE03
                                                     break point. When returned, the HL; register will contain PFFF.
                     743
                     744
                                            (ADSAVE), HL ;Store F7FF into (ADSAVE)
                     745
01CF
       22DE1F
                                                    Display address and its data. Also set STATE to 2.
                                   CALL
                                            MEMDP2
01D2
       CD0B04
                     746
                     747
                     748
                                   RET
01D5
                     749
                     750
                          KREG:
                          ; Branched by table KPUN. Executed when
                     751
                          ; 'Reg' key is pressed.
                     752
                                            IX, REG_; Routine SCAN uses IX as a pointer
                                   L.D
01D6
       DD21CA07
                     753
                                                     for display buffer. Set IX to REG__
                     754
                     755
                                                     ; will make SCAN displays 'Reg-
01DA
       CDC404
                     756
                                   CALL
                                            FCONV
                                                     ;Decode user's flag F and F'
                     757
                                                     ; binary display format. This
                     758
                                                     ;format will be used later, when
                     759
                                                     ; user requires the monitor to
                     760
                                                     display decoded flag by pressing
                     761
                                                     ;keys 'SZXH', 'XPNC',...
OIDD
       C9
                     762
                                   RET
                     763
                     764
                          KADDR:
                          ; Branched by KFUN table. Executed when
                     765
                     766
                          ; 'Addr' key is pressed.
                     767
01DE
       CD0204
                     768
                                   CALL
                                            MEMDP1
                                                    ;Display the address stored in
                                                     (ADSAVE) and its data. Set STATE
                     769
                     770
                                                     ;to 1 (AD).
01E1
                     771
                                   PRT
       C9
                     772
                     773
                          ; Function Move, Relative, Read-tape and
                            Write-tape require from one to three
                     774
                    775
                            parameters. They are stored in STEPBP
                            (step buffer). STMINOR (minor status)
                     776
                     777
                           contains the number of parameters has been
                     778
                           entered. For Move and Relative, the
                            default value of the first parameter is
the address stored in (ADSAVE). There
                     779
                     780
                     781
                            is no default value for the first parameter
                     782
                            (filename) of Read- and Write-tape. When the
                            function keys are pressed, STM INOR is automatically
                     783
                          ; reset to 0.
                     784
                     785
                     786
                     787
                          KMV:
                          ; Branched by table KFUN. Executed when
                     788
                            'Move' key is pressed.
                    789
                     790
                          KRL:
                    791
                          ; Branched by table EPUN. Executed when
                     792
                            'Rela'
                                   (relative) key is pressed.
                                            HL, (ADSAVE) ;Store the contents of ADSAVE
01E2
       2ADE1F
                     793
                    794
                                                         ;into STEPBF as default value
                     795
                                                         ;of first parameter.
01E5
       22AP1F
                     796
                                            (STEPBF), HL
                     797
                          KWT:
                          ; Branched by table KFUN. Executed
                     798
                    799
                          ; when 'WRtape' key is pressed.
                     800
                     801
                          KRT:
                          ; Branched by table KFUN. Executed when ; 'RDtape' key is pressed.
                     802
                    803
                    804
01E8
       CD3A04
                    805
                                   CALL
                                           STEPDP
                                                    ;Display the parameter that
                    806
                                                     is being entered now by calling
                    807
```

;subroutine STEPDP.

LOC	OBJ CODE M	STMT	SOURCE S	STATEMENT	•	
OIEB	C9	808		RET		
		809 810	;	******	******	***********
		811				ines with name H???
		812	; are t	be servi	ce routi	ne for hexadecimal
		813 814				each STATE. They table ETAB and STATE.
		815	,		once of	oabic and dinin
OIEC	C3BE03	816	HFIX	JP		When the display is fixed pattern
		817 818				;hexadecimal keys are illegal. ;Disable all LED's as a warning
		819				message to the user. This is what
		820				;routine IGNORE does.
01EP	2ADE1P	821 822	HDA	LD	HL. (ADS	AVE) ;Get the address being displayed
0121		823				;now from (ADSAVE)
0172	CDF605	824 825		CALL JP	RAMCHK	;Check if it is in RAM. RE ;If not, ignore this key and
01F5	C2BB03	826	•	JP	RZ, IGNO	send out a warning message.
01F8	CDEE03	827		CALL	PRECL1	; If this is the first hexadecimal
		828 829				; key entered after function or sub- ; function key, reset the data of that
		830				address to 0. (by routine PERCL1)
01FB	79	831		LD	A,C	The key-code is saved in C at
OIFC	ED6F	832 833		RLD		Rotate the key-code (4 bits) into
OIFC	EDOI	834		100		; the address obtained above. (in HL)
01PE	CD0B04	835		CALL	MENDP2	Display the address and data,
.0201	С9	836 837		RET		then set STATE to 2 (DA).
.0201	<b>C</b> 5	838	;			
0202	21DE1F	839	HAD:	LD	HL, ADSA	
0205	CDFA03	840 841		CALL	PR ECL2	;If this is the first hezdecimal ;key after function key is entered,
		842				;set the contents of ADSAVE to 0.
0208	79	843		LD ·	A,C	The key-code is saved in C
		844 845				; by routine KHEX. ; The next three instructions shift
		846	•			;the address being displayed by
0000	EDCB.	847		RLD		;one digit.
0209 · 020B	ED6P 23	848 849		INC	HL	
020C	ED6F	850.		RLD		
020E	CDG204	851 852		CALL	MEMDP1	Display the address and its data. Also, set STATE to 1.
0211	C9	853		RET		, uata. also, set binib to 1
		854	;			
		855 856	HRGAD: HRGPIX:			
0212	79	857		LD	A,C	
0213	DD21B61F	858		LD	IX, DISP	
0217 021A	21E31F 87	859 860		LD ADD	HL, STMI	The key-code is the register
	•	861			,-	name. Double it and store it
0010	77	862 863		LD	(HL),A	;into STMINOR.
021B 021C	CD7304	864		CALL	REGDP8	;Display register and set
•		865				;STATE to 8. (RGAD)
021F	C9	866 <b>8</b> 67		RET		
		868	HRT:			
		869	HWT:			
0220	CD5504	870 871	HRL: HMV:	CALL	I OCCUPA P	:Use STMINOR and STEPBF
0220	CDSSG4	872	1146 V .	بسوب	LOCUIDI	to calculate the address
		873				; of current parameter in
0223	CDFA03	874 875		CALL	PRECL2	;step buffer. :If this is the first hex
	<b>GD1 200</b>	876				; key entered, cleared the
		877				:parameter (2 bytes) by
0226	79	872 879		LD	A,C	;PRECL2. ;C contains the key-code.
	• •	880			, <del>-</del>	;Rotate the parameter (2 bytes)
000-		881		Dr. C		;1 digit left with the key-code.
0227 0229	ED6F 23	882 883		RLD INC	HL.	
022A	ED6P	884		RLD		·
022C	CD3A04	885		CALL	STEPDP	;Display the parameter.
022F.	C9	885 887	:	RET		
0230	CDBB04	888	HRGDA	CALL	LOCKGBF	;Calculate the address of

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                     889
                                                    ; the register being modified.
 0233
        CDEE03
                     890
                                   CALL
                                            PRECL1
                                                    ; If this is the first hex
                     891
                                                    ; key entered. Clear the register
                     892
                                                    ;(1 byte) by PRECL1.
 0238
        79
                     893
                                   LD
                                           A.C
                                                    ;Rotate user's register (1 byte)
                     894
                                                    ;1 digit left with the key-code
                     895
                                                    ;stored in C.
 0237
        EDSE
                     896
                                   RLD
        CD7704
 0239
                     897
                                   CALL
                                           REGDP9
                                                    ;Display the register and set
                     898
                                                    ;STATE to 9 (RGDA).
 023C
                     899
                                   RET
                     900
                     901
                     902
                           ;The following routines with name
                     903
                           ;1???? are the service routines for
                     904
                            ;'+' key corresponding to each STATE.
                     905
                           They are all branched by table ITAB
                     906
                           ; and STATE.
                     907
                     908
                          IFIX:
                     909
                          IRGFIX:
 023D
        C3BB03
                     910
                                   JP
                                           IGNORE; '+' key is illeagl for state
                                                   ;FIX or RGFIX, ignore it.
                     911
                     912
                     913
                          IAD:
 0240
        2ADE1F
                     914
                          IDA:
                                  LD
                                           HL, (ADSAVE) ; Increase the address being
                     915
                                                        ;displayed now (in ADSAVE)
                     916
                                                        ; by 1.
0243
        23
                     917
                                   INC
                                           HL.
 0244
        22DE1F
                     918
                                           (ADSAVE), HL
                                  LD
0247
        CD0804
                     919
                                   CALL
                                           MEMDP2 ; Display the address and data,
                     920
                                                    ; then set the STATE to 2.
C24A
        C9
                     921
                                  RET
                     922
                     923
                          IRT:
                          IWT:
                     924
                     925
                          IRL:
G24B
        21E31F
                     926
                          INV:
                                  LD
                                           HL.STMINOR ;STMINOR contains the
                    927
                                                       ;parameter count, increment
                    928
                                                       :it by one.
024E
        34
                     929
                                  INC
                                           (HL)
024F
        CD5F04
                     930
                                  CALL
                                           LOCSTNA ; Check if the count is
                    931
                                                    ; overflowed.
0252
        2004
                     932
                                  JR
                                           NZ, ISTEP ; If not overflowed, continue
                    933
                                                     at ISTEP.
0254
                    934
                                  DEC
                                           (HL)
                                                   Otherwise, restore the count
                    935
                                                   ;and ignore the '+' key.
0255
        C3BB03
                    936
                                  JР
                                           IGNORE
0258
        CD3A04
                    937
                          ISTEP
                                  CALL
                                           STEPDP
                                                   ;Display the parameter at
                    938
                                                   ,step buffer.
025B
        C9
                    933
                                  RET
                    940
                    941
                          IRGAD:
025C
                          IRGDA:
       21E31F
                    942
                                  LD
                                           HL, STM INOR; In these states, the STM INOR
                    943
                                                      ; contains the register name.
                    944
                                                      ;Increase it by 1. If it
                    945
                                                      ; reaches the last one, reset
                    946
                                                      ;it to the first one (0).
025P
       34
                    947
                                           (HL)
                                  INC
0260
       3E1P
                    948
                                           A,1PH
                                  LD
0262
       BE
                    949
                                  CP
                                           (HL)
0263
       3002
                    950
                                  JR
                                          NC, IRGNA
0265
       3600
                    951
                                  LD
                                           (HL),0
0267
       CD7704
                    952
                         IRGNA
                                  CALL
                                          REGDP9
                                                   ;Display the register and
                    953
                                                   ;set STATE to 9.
026A
       C9
                    954
                                · RET
                    955
                         956
                    957
                           The following routines with name
                    958
                           ;D???? are the service routines for
                           ;'-' key corresponding to each state.
                    959
                          They are all branched by table DTAB; and STATE.
                    960
                    961
                    962
                    963
                         DPIX:
                    964
                         DRGFIX:
026B
       C3BB03
                    965
                                          IGNORE;'-' key is illegal for
                                JP
                    966.
                                                  ;these states. Ignore it.
                    967
                        DAD:
                    968
026E
       2ADR1P
                    969 DDA:
                                          HL, (ADSAVE) ; Decrease the address being
                                 LD.
                    970·
                                                       ;displayed now (in ADSAVE)
```

Page 14

Appendix 8

```
LOC
         OBJ CODE M STMT SOURCE STATEMENT
                                                            ;by one.
 0271
         2B
                      972
                                     DEC
                                              HT.
 0272
         22DE1F
                      973
                                              (ADSAVE), HL
                                     LD
 0275
         CDORO4
                      974
                                     CALL
                                              MEMDP2 ;Display the address and data,
                      975
                                                       set STATE to 2 (DA).
0278
        C9
                      976
                                     RET
                      977
                            DRT:
                      978
                            DWT:
                      979
                      980
                            DRL:
0279
        21E31F
                      981
                                     LD
                            DHV:
                                              HL. STMINOR : In these states. STMINOR
                      982
                                                          ; contains the parameter count.
                      983
                                                          ;Decrease it by one. If overflow
                                                          cocurs, restore STM INOR and ignore the '-' key. Others
                      984
                      985
                                                                                  Other*ise
                      986
                                                          ; continue at DSTEP.
027C
                      987
        35
                                     DEC
                                              (HL)
        CD5F04
027D
                      988
                                     CALL
                                              LOCSTNA
0280
        2004
                      989
                                     JR
                                              NZ, DSTEP
        34
0282
                      990
                                     INC
                                              (HL)
        C3BBO3
0283
                      991
                                     JР
                                              IGNORE
0286
        CD3A04
                      992
                           DSTEP
                                     CALL .
                                              STEPDP
                                                      ;Display the parameter.
                      993
0289
        C9
                                     RET
                      994
                      995
                           DRGAD:
028A
        21E31F
                      996
                           DRGDA:
                                    LD
                                             HL, STMINOR; In these states, STMINOR
                      997
                                                          contains the register name. Decrease it by one. If it
                      998
                      999
                                                          ;goes below zero, set it to
                     1000
                                                          ; the highest value (IF).
028D
        35
                     1001
                                    DEC
                                              (HL)
                                              A, OÍFE
028E
        3E1F
                     1002
                                    LD
0290
        BE
                     1003
                                     CP
                                              (HL)
        3002
0291
                     1004
                                     JE
                                              NC, DRGNA
0293
        361F
                     1005
                                    LD
                                              (HL), 1PH
0295
        CD7704
                                             REGDP9
                     1006
                           DRGNA
                                    CALL
                                                      ;Display the register and
                    1007
                                                       ;set STATE to 9.
0298
        C9
                    1008
                                    RET
                     1009
                            1010
                    1011
                             ;The following routines with name
                    1012
                             ;G???? are the service routines for
                             ;'GO' key corresponding to each state. They are all branched by
                    1013
                     ⊥014
                    1015
                             ;table GTAB and STATE.
                    1016
                    1017
                           GFIX:
                           GRGPIX:
                    1018
                    1019
                           GRGAD:
0299
        C3BB03
                    1020
                           GRGDA:
                                    JP
                                             IGNORE ; 'GO' key is illegal for
                    1021
                                                     ;these states. Ignore it.
                    1022
                    1023
                           GAD:
023C
        2AE01F
                    1024
                           GDA:
                                    LD
                                             HL, (BRAD) ;Get the address of break
                    1025
                                                         ;point.
                                             (EL), OEFH ; Instruction RST 28H.
029P
        36EF
                    1026
                                    LD
                    1027
                                                         ;The content of break address
                    1028
                                                         is changed to RST 28H before
                    1029
                                                         ; the control is transfered to
                    1030
                                                         user's program. This
                    1C31
                                                         ; will cause a trap when user's
                    1032
                                                         ;PC passes this point.
02A1
        3EPP
                    1033
                                    LD
                                             A, OFFE
                                                        ;Save FP into TEMP. This data
                    1034
                                                        ; will be output to port B later.
                                                        ; PF is used to disable break point.
                    1035
02A3
        32EA1F
                           PR EOUT
                                             (TEMP),A
                                    L.D
                                                          ;Store A into TEMP.
                    1036
                                             A.(USERIF) ; Save two instructions into ; TEMP and TEMP+1. These two
02A6
        3AD21F
                    1037
                                    LD
                    1038
                                                                               These two
                                                          instructions will be executed
                    1039
                                                          ; later. If the user's IFF ; (interrupt flip-flop) is 1
                    1040
                    1041
                                                          the instructions are 'EI RET'.
                    1042
                    1043
                                                          ;Otherwise, they are 'DI RET'.
02A3
        CB47
                    1044
                                    BIT
                                             A.O
                                             HL, OCSPBH
02AB
        21FBC9
                    1045
                                    LD
                                                               ; 'EI', 'RET'
02AE
        2002
                    1046
                                    JR
                                             NZ, EIDI
0280
       2FP3
                    1047
                                    LD
                                            · L,0P3H
                                                               ;'DI'
                                             (TEMP+1), HL
02B2
        22EBIF
                    1048
                           EIDI
                                    LD
02B5
        31BC1F
                    1049
                                    LD
                                             SP, REGBF ; Restore user's registers by
                    1050
                                                       ;setting SP to REGRF (register
```

```
OBJ CODE M STMT SOURCE STATEMENT
LOC
                                                        :buffer) and continuously popping
                    1051
                    1052
                                                         :the stack.
                                     POP
                                              AP
                     1053
02B8
        P1
                                     POP
                                              BC
02B9
        Cl
                     1054
                                     POP
                                              DE
02BA
        D1
                     1055
                                     POP
                                              HL.
                     1056
02BB
        EI
                                              AF, AF
                    1057
                                     EX
02BC
        08
                    1058
                                     POP
                                              AF
02BD
        F1
                                              AF, AF'
                     1059
                                     EX
02BE
        80
                     1060
                                     EXX
        D9
02BF
                                     POP
                                              BC
                     1061
02C0
        C1
                                              DΞ
                                     POP
02C1
        D1
                     1062
                                     POP
                                              HL
                     1063
02C2
        E1
                     1064
                                     EXX
        D9
02C3
                                     POP
                                              IX
                     1065
        DDE1
02C4
                     1066
                                     POP
                                              IY
02C6
        FDE1
                                              SP,(USERSP) ;Restore user's SP.
(USERAF+1),A ;Temporarily save A
A,(USERIF+1) ;Restore user's I
                                     LD
02C8
        ED7BD01F
                     1067
                                     LD
        32BD1F
                     1068
02CC
                     1069
                                     LD
02CF
        3AD31P
                                     LD
        ED47
                     1070
02D2
                                                        The next 3 instructions
                                              HL
                     1071
                                     PUSH
02D4
        E5
                                                       ;push the address being
                     1072
                                                        displayed now (in ADSAVE)
                     1073
                                                        ;onto stack without changing; HL register. This address will be
                     1074
                     1075
                                                        treated as user's new PC.
                     1076
                                     LD
                                              HL. (ADSAVE)
02D5
        2ADE1F
                     1077
                                              (SP), EL
                     1078
                                     EX
02D8
        E3
                                                        ;Output the data stored in
                                     T.D
                                              A, (TEMP)
        3AEA1P
                     1079
0209
                                                         TEMP to port B of 8255.
                     1080
                                                         ;This data is prepared by
                     1081
                                                         ; routine KSTEP or GAD or
                     1082
                                                                In first case, it is
                                                         :GDA.
                     1083
                                                         ;10111111 and will enable
break point. In other
;cases, it is FF and will
                     1084
                     1085
                     1086
                                                         ;disable break point.
                     1087
                                                         If break is enabled, non-
                     1088
                                                         maskable interrupt will occur
                     1089
                                                         ;5 Ml's after the OUT instruction.
                     1090
                     1091
                                     OUT
                                               (DIGIT),A
        D302
02DC
                                               A. (USERAF+1) ;1st M1,
                                     LD
02DE
        3ABD1F
                     1092
                                                              Restore A register.
                     1093
                                                        ;2nd M1,
                                     JP
                                               TEMP+1
 02E1
         C3EB1F
                     1094
                                                        Execute the two instructions
                     1095
                                                        stored in RAM. They are:
                     1096
                                                                              ;3rd M1
                                                             EI (or DI)
                     1097
                                                                              ;4th M1
                                                             RET
                     1098
                                                        The starting address of user's
                     1099
                                                        program has been pushed onto
                     1100
                                                        the top of the stack. RET pops
                     1101
                                                        out this address and transfers
                     1102
                                                        control to it. The first M1
                     1103
                                                        of user's program will be the 5th M1 after OUT. If break point
                     1104
                     1105
                                                        is enabled, NMI will occur after
                     1106
                                                        ; this instruction is completed.
                     1107
                     1108
                                                        This is the mechanism of single
                     1109
                                                        ;step.
                     1110
                                                           ***********
                     1111
                                               HL, STEPBF
 0284
         21AP1F
                     1112
                            GMV
                                     LD
                                                        ;Load parameters from
 02E7
         CD3D05
                     1113
                                      CALL
                                                        step buffer into registers.
                     1114
                                                        ;Also check if the parameters ;are legal. After GETP,
                     1115
                     1116
                                                        ;HL = start address of source
                     1117
                                                        :BC = length to MOVE.
                     1118
                                               C, ERROR ; Jump to ERROR if the
                                      JR
 02EA
         3867
                      1119
                                                        ;parameters are illegal. (I.e., Ending
                      1120
                                                         address ( starting address.)
                      1121
                                      LD
                                               DE, (STEPBF+4) ; Load destination
 02EC
         ED5BB31F
                      1122
                                                               ;address into DE.
                      1123
                                                        ;Compare HL and DE to
                                      SRC
                                               HL, DE
 02F0
         ED52
                      1124
                                                        ;determine move up or down.
                      1125
                                               NC, MVUP
                                      JR '
 02F2
         300C
                      1126
                                                        : Move down:
                      1127
                                                         :HL = destination address
                                      ΕX
                                               DE. HL
 02F4
         ER
                      1128
                                                        :HL = dest. address + length
                                      ADD
                                               HL. BC
 02F5
         09
                      1129
                                                        ;HL = end address of dest.
 02F6
         2B
                      1130
                                      DEC
                                               HL
                                               DE. AL
                                                         :DE = end address of dest.
 02F7
         EB
                      1131
                                      EX
```

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                                               HL,(STEPBF+2); HL = end address of source; block transfer instruction
                     1132
                                      LD
02F8
        2AB11F
                                      LDDR
                     1133
02FB
        EDB8
                                                         ;DE = last address moved
                                               DE
                                      INC
                     .1134
02FD
        13
                                               ENDPUN
                                                         :Continue at ENDFUN.
                     1135
                                      .IR
        181C
02FE
                                                         ; Move up:
                            HVUP:
                     1136
                                                         HL is destroyed by SBC HL, DE. Restore HL.
                                      ADD T
                                               HL, DE
                     1137
0300
        19
                     1138
                                                         ;block transfer
                                      LDIR
        EDB 0
                     1139
0301
                                                         ;DE = last address moved
                                      DEC
                                               DE
        18
                     1140
0303
                                                        Continue at ENDFUN.
                                               ENDPUN
                                      .TR
        1816
                     1141
0304
                     1142
                             ***
                     1143
                                               DE, (STEPBF) ; Load starting address
                             GRL
                                      LD
0303
        ED5BAF1F
                     1144
                                                              ;into DE.
                     1145
                                                         ; Increase this address by 2.
                                      INC
                     1146
030A
        13
                                                          Relative address is used in
                     1147
                                                          instruction JR or DJNZ.
                     1148
                                                          The codes for them are 2 bytes. The PC is increased by 2 after
                      1149
                      1150
                                                          ;opcode is fetched.
                     1151
                                       INC
                      1152
030B
        13
2AB11F
                                                HL, (STEPBF+2); Load destionation
                      1153
                                      LD
                                                                 address into HL.
                      1154
                                      OR
03 OF
                      1155
                                                          ;Calculate difference.;Check if the offset is between;+127 (007PH) and -128 (PF80H).
                                                HL, DE
                                       SBC
0310
0312
         ED52
7D
                      1156
1157
                      1158
                      1159
                                                          ; If the offset is positive, both H
                      1160
                                                          ; and bit 7 of L must be zero; if it
                                                          ; is negative, H and bit 7 of L must; be FF and 1. In both cases, adding; H with bit 7 of L results in 0.
                      1161
                      1162
                      1163
                                                          Rotate bit 7 of L into carry flag.
 0313
         17
                      1164
                                       RLA
 0314
         7C
                      1165
                                       LD
                                                A, H
                                       ADC
 0315
         CEGO
                      1166
                                                A, O
                                                          ;ADD H and bit 7 of L.
                                                NZ, ERROR ; Branch to ERROR if
                      1167
                                       JR
0317
         203A
                                                           the result is nonzero.
                      1168
 0319
         7D
                      1169
                                       LD
                                                A,L
                                       DEC
                                                DE
 031A
         18
                      1170
                      1171
 031B
                                       LD
                                                (DE),A
                                                          ;Save the offset into
         12
                                                          the next byte of opcode.
                      1172
                                                          (DJNZ or JR)
                      1173
                      1174
                      1175
                             ENDFUN:
 031C
         ED53DE1F
                      1176
                                       LD
                                                (ADSAVE), DE ; Save DE into TOSAVE.
                                                MEMDP2 ;Display this address and
                                       CALL
0320
         CD0B04
                      1177
                                                          ;its data. Set STATE to 2.
                      1178
                      1179
 0323
                                       RET
                      1180
                      1181
                              ***
                                                    ******************
                             GWT:
                      1182
                                                          ;Load parameters from ;step buffer into registers.
0324
         CD2D05
                      1183
                                       CALL
                                                SUMI
                      1184
                                                          ;Check if the parameters; are legal. If legal, calculate
                      1185
                      1186
                                                          the sum of all data to be output
                      1187
                                                ; to tape.
C,ERROR ; Branch to ERROR if the
                      1188
0327
         382A
                      1189
                                       JR
                                                          ;parameters are illegal. (lenght is
                      1190
                      1191
                                                          ;negative)
0329
         32B51F
                      1192
                                       LD
                                                (STEPBF+6), A ; Store the checksum into
                                                               ;STEFBF+6.
                      1193
                                       LD
                                                HL,4000 ;Output 1k Hz square
032C
        -21A00F
                      1194
                                                          ; wave for 4000 cycles.
                      1195
                                                          ;Leading sync. signal.
                      1196
         CDDE05
                                       CALL
                                                TONE1K
.032F
                      1197
                                                HL, STEPBF ; Output 7 bytes starting
                      1198
                                       LD
0332
         21AP1F
                                                            ;at STEPBF. (Include:
                      1199
                                                            filename, starting, ending
                      1200
                      1201
                                                            ;address and checksum)
0335
         010700
                      1202
                                       LD
                                                BC, 7
0338
         CDA705
                      1203
                                       CALL
                                                TAPEOUT
                                                HL,4000 ;Output 2k Hz square
                      1204
                                       LD
033B
         21A00F
                                                          ; wave for 4000 cycles.
                      1205
                                                          ; Middle sync. The file name of the
                     1206
                      1207
                                                          file being read will be displayed
                                                          in this interval.
                      1208
                                       CALL
                                                TONE 2K
033E
         CDR205
                      1209
0341
         CD3A05
                      1210
                                       CALL
                                                GETPTR
                                                          ;Load parameters into
                                                          registers. (Starting, ending and
                      1211
                                                          length).
                     1212
                                       CALL
                                                TAPEOUT ;Output user's data.
0344
         CDA705
                      1213
```

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                                             HL.4000 ;Output 4000 cycles of
0347
        21A00F
                    1214
                                    LD
                                                       ;2k Hz squire wave.
                    1215
                    1216
                                                       ; (Tail sync.)
034A
                    1217
                                    CALL
                                              TONE 2K
        CDE205
                                             DE, (STEPBF+4) ;DE = last address
                    1218
                           ENDTAPE LD
        RD5BR31F
034D
                    1219
                                    JR
                                             ENDFUN
                                                      :Continue at ENDFUN.
0351
        1809
                    1220
                           ERROR
                                    LD
                                             IX, ERR_ ; IX points to '-Err
        DD21A907
                    1221
0353
                                             SETSTO
                                                      ;Set STATE to 0 by
0357
        C3D000
                    1222
                                    JP
                    1223
                                                       ; branching to SETSTO.
                    1224
                            ***
                    1225
                           GRT:
                    1226
                                    T.D
                                             HL, (STEPBF) ; Temporarily save filename.
035A
        2AAF1F
                    1227
035D
        22EA1F
                    1228
                                    LD
                                             (TEMP), HL
                    1229
                                             À,01000000B
                                                               ;decimal point
0360
        3E40
                           LEAD
                                    LD
                                             (SEG7), A ; When searching for filename, ; the display is blank initially.
        D301
                    1230
                                    OUT
0362
                    1231
                    1232
                                                        ; If the data read from MIC is
                    1233
                                                        acceptable 0 or 1, the display
                    1234
                                                       ; becomes '....'.
                                             HL,1000
                                    LD
0384
        21E803
                    1235
                           LEAD1
                                    CALL
                                             PERIOD : The return of PERIOD
0367
        CD8C05
                    1236
                    1237
                                                     ; is in flag:
                                                        NC -- tape input is 1k Hz;
                    1238
                                                         C -- otherwise.
                    1239
036A
        38F4
                    1240
                                    JR.
                                             C, LEAD ; Loop until leading sync.
                    1241
                                                     ;is detected.
                                    DEC
                                             HL
                                                      ;Decrease HL by one when
036C
        2B
                    1242
                                                       one period is detected.
                    1243
                                    I.D
036D
        7C
                    1244
                                             A, H
                                                      ; Check if both H and L are O.
036E
        B5
                    1245
                                    OR
                                             NZ . LEAD1
                                                       ; Wait for 1000 periods.
036F
        20F6
                    1246
                                    JR
                                                        The leading sync. is accepted
                    1247
                                                        ; if it is longer than 1000; cycles (1 second).
                    1248
                    1249
        CDSC05
                    1250
                          LEAD2
                                    CALL
                                             PERIOD
0371
                                             NC, LEAD2 ; Wait all leading sync. to
0374
        30FB
                    1251
                                    JR
                    1252
                                                       ;pass over.
                    1253
                                    LD
                                             HL, STEPBF ; Load 7 bytes from
C376
        21AF1F
                    1254
                    1255
                                                         :tape into STEPBF.
        010700
                                    LD
                                             BC.7
0379
                    1256
                                             TAPEIN
                                    CALL
037C
        CD4D05
                    1257
                                                      ;Jump to LEAD if input
037F
        38DF
                    1258
                                    .TR
                                             C, LEAD
                    1259
                                                       is not successful.
                                             DE, (STEPBF) ; Get filename from
                    1260
                                    LD
0381
        ED5BAP1F
                                                      ;step buffer.;Convertit to display
                    1261
                                             ADDRDP
0385
        CD6506
                    1262
                                    CALL
                    1263
                                                       ;format.
                                                       Display it for 1.5 sec.
0388
        0696
                    1264
                                    LD
                                             B,150
                                             SCAN1
                           FILEDP
                                    CALL
        CD2406
OBRA
                    1265
                                             PILEDP
                  - 1266
                                    DJNZ
0380
        1 OFB
                                             HL, (TEMP) ; Check if the input
038F
        2AEA1F
                    1267
                                    LD
                    1268
                                                         ;filename equals to the
                                                         specified filename.
                    1269
0392
        R7
                    1270
                                    OR
                                             HL, DE
                                    SBC
        ED52
0393
                    1271
                                             NZ, LEAD ; If not, find the leading
0395
        2009
                    1272
                                    JR
                    1273
                                                      ;sync. of next file.
                    1274
                    1275
                                                       ; If filename is found,
                                                              ;segament '-'
0397
        3E02
                                    LD
                                             A,00000016B
                    1276
                                             (SEG7), A ; Display '----'.
                                    OUT
0399
        D301
                    1277
039B
        CD3A05
                    1278
                                    CALL
                                             GETPTR
                                                     The parameters (starting
                                                      ;ending address and check-
                    1279
                                                      ;sum) have been load into
                    1280
                    1281
                                                      ;STEPBF. Load them into
                    1282
                                                      ;registers, calculate the block
                    1283
                                                      ; length and check if they are
                                                      ;legal.
                    1284
                                             C, ERROR ; Jump to ERROR if the
039R
                    1285
                                    JR.
        38B3
                                                      ;parameters are illegal.
                    1286
OAEO
        CD4D05
                    1287
                                    CALL
                                             TAPE IN
                                                      ;Input user's data.
                    1288
                                             C. ERROR : Jump to ERROR if input
03A3
        38AE
                                    JR
                                                      ;is not successful.
                    1289
0345
                                             SUM1
        CD2D05
                                    CALL
                                                      ; Calculate the sum of all
                    1290
                    1291
                                                       ;input data.
03A8
        21B51F
                    1292
                                    LD
                                             HL. STEPBF+6
                                                      ; Compare it with the
O3AB
        BE
                    1293
                                    CP
                                             (HL)
```

```
LOC
        OBJ .CODE M STMT SOURCE STATEMENT
                    1294
                                                    ; checksum calculated by and stored
                    1295
                                                     ;'WRtape'.
 O3AC
         20A5
                    1296
                                   JR
                                            NZ, ERROR ; Jump to ERROE if not
                    1297
                                                      ;matched.
 OBAE
         189D
                    1298
                                    JR
                                            ENDTAPE : Continue at ENDTAPE.
                    1299
                    1300
                            ***********************
                    1301
                           BRANCH:
                    1302
                           ;Branch table format:
                    1303
                               byte 1,2: address of the 1st routine in
                    1304
                                           each group.
                    1305
                               byte 3
                                         : difference between the address
                    1306
                                           of 1st and 1st routine, which is
                    1307
                                           of course 0.
                    1308
                                         : difference between the address
                               byte 4
                                          of 2nd and 1st routine
                    1309
                    1310
                                         : difference between the address
                               byte 5
                    1311
                                          of 3rd and 1st routine
                    1312
                                . . .
                    1313
                                . . .
                    1314
                          ; HL: address of branch table
                    1315
                   1316
                          ; A : the routine number in its group
                    1317
                            Such branch table can save table length and avoid page
                    1318
                          ; (256 bytes) boundary problem.
                    1319
03BO
        5E
                    1320
                                   LD
                                           E,(HL) ;Load the address of 1st
                    1321
                                                    ; routine in the group into
                    1322
                                                    ;DE register.
03B1
        23
                    1323
                                   INC
                                           HL
03B2
        56
                    1324
                                   LD
                                           D, (HL)
03B3
        23
                   1325
                                   INC
                                           HL
                                                    ;Locate the pointer of difference
                   1326
                                                    :table.
03B4
        85
                   1327
                                   ADD
                                           A,L
03B5
        6F
                   1328
                                  LD
                                           L,A
03B6
        6E
                   1329
                                  LD
                                           L, (HL)
                                                    ;Load the address
                   1330
                                                    ;difference into L.
03B7
        2600
                   1331
                                  LD
                                           H, O
0389
                                           HL, DE
        19
                   1332
                                  ADD
                                                   ;Get routine's real address
O3BA
        E9
                   1333
                                                   ;Jump to it.
                   1334
                   1335
                          IGNORE:
                   1336
03BB
        21E61F
                   1337
                                  LD
                                           HL, TEST
                   1338
                                                   ;Routine SCAN will check bit ;7 of TEST. If it is set,
O3BE
        CBFE
                                  SET
                                           7,(HL)
                   1339
                   1340
                                                    ;all LEDs will be disabled.
                   1341
                                                    ;This is a warning message to
                                                    the user when a illegal key
                   1342
                   1343
                                                   :is entered.
03C0
                                  RET
        C9
                   1344
                   1345
                   1346
                           ****
                                   *******************************
                   1347
                          INI:
                   1348
                          ; Power-up initialization.
03C1 DD21A507
                                  LD
                                           IX, BLANK ; BLANK is the initial pattern
                   1349
                   1350
                   1351
                                                    Display the following
                   1352
                                                     ;patterns sequence, each 0.16
                   1353
                                                     ;seconds:
                   1354
                   1355
                                                                u'
                   1356
                                                               uP'
                   1357
                                                              uPF'
                   1358
                                                             uPF-'
                   1359
                                                         ' uPF---
                   1360
                                                          'uPF--1'
                   1361
03C5
       0E07
                   1362
                                                  ;pattern count
;Display 0.16 second.
                                  LD
                                          ·C,7
03C7
       0610
                   1363
                          INI1
                                  LD
                                           B,109
03C9
       CD2406
                   1364
                          INI2
                                  CALL
                                           SCAN1
03CC
       10FB
                   1365
                                  DJNZ
                                           IN 12
03CE
       DD2R
                   1366
                                  DEC
                                           IX
                                                   ;next pattern
03D0
       OD
                   1367
                                  DEC
03D1
       20F4
                   1368
                                  JR
                                           NZ, INII
                   1369
03D3
       3EA5
                                  LD
                   1370
                                           A, PWCODE
03D5
       C3B306
                   1371
                                  JP
                                           IN I3
03D8
       216600
                   1372
                          INI4
                                  LD
                                           HL, NM I
O3DB
                                           (INIAD), HL ; Set the service routine
       22EE1F
                   1373
                                  LD
                   1374
                                                      ;of RST 38H to NMI, which is the
```

```
OBJ CODE M STAT SOURCE STATEMENT
  T.OC
                     1375
                                                          ; nommaskable interrupt service
                                                          ; routine for break point and
                     1376
                     1377
                                                          ;single step.
                     1378
                            CLRBR:
                     1379
                            ; Clear break point by setting
                     1380
                             the break point address to
                     1381
                            ; PFFF. This is a non-existant
                     1382
                            ; address, so break can never
                     1383
                            ; happen.
                     1384
O3DE
        21PFPP
                     1385
                                              HL, OFFFFH
03E1
        22E01F
                     1386
                                   - LD
                                              (BRAD), HL
03E4
        C9
                     1387
                                     RET
                     1388
                     1389
                            TESTM:
                     1390
                            ; Check if the display is of 'address-data'
                     1391
                              form, i.e. STATE 1 or 2.
                     1392
                            ; The result is stored in zero flag.
                     1393
                               Z: yes
                     1394
                               NZ: no
                     1395
                                             A, (STATE)
03E5
        3AE41F
                     1396
                     1397
03E8
        FE01
                                    CP
03EA
        C8
                     1398
                                    RET
                                             Z
03EB
        FE02
                     1399
                                     CP
                                             2
03ED
        C9
                     1400
                                    RET
                     1401
                     1402
                           PRECL1:
                     1403
                            ; Pre-clear 1 byte.
                     1404
                            ; If bit 0 of TEST is not 0, load 0 into (HL). Bit 0 of
                            ; TEST is cleared after check.
; Only AF register are destroyed.
                     1405
                     1406
                     1407
03EE
        3AE61P
                     1408
                                    LD
                                             A, (TEST)
03F1
        B7
                     1409
                                    CR
                                                      ;Is bit 0 of TEST zero?
03F2
        C8
                                             Z
                     1410
                                    RET
0373
        3E00
                                             A,O
                     1411
                                    LD
03F5
        77
                     1412
                                    LD
                                             (HL),A ;Clear (HL)
03F6
        32E61F
                     1413
                                    LD
                                             (TEST), A ; Clear TEST too.
03F9
        C9
                     1414
                                    RET
                     1415
                           PRECL2:
                    1416
                    1417
                           ; Pre-clear 2 bytes.
                    1418
                             If bit 0 of TEST is nonzero, clear (HL)
                    1419
                           ; and (HL+1).
                    1420
                           ; Only AF register are destroyed.
                    1421
        CDEE03
O3FA
                    1422
                                    CALL
                                             PRECL1
03FD
        C8
                    1423
                                    RET
                                             Z .
03FE
        23
                    1424
                                    INC
                                             HL
O3FF
        77
                    1425
                                    LD
                                             (HL),A
0400
        2B
                    1426
                                    DEC
0401
        C9
                    1427
                                    RET
                    1428
                    1429
                           ; Memory display format: (address-data)
                    1430
                    1431
                    1432
                                   1) A.A.A.A. D D -- State is AD. four decimal points
                    1433
                                                        under the address field indicate that the numeric key entered will
                    1434
                    1435
                                                        be interpreted as memory address.
                                 ii) A A A D.D.-- State is DA. Two decimal points under the data field indicate
                    1436
                    1437
                    1438
                                                        the monitor is expecting user to
                    1439
                                                        enter memory data.
                    1440
                                111) A.A.A. D.D. -- Six decimal points indicate the
                    1441
                                                        address being displayed is set
                    1442
                                                        as a break point.
                    1443
                           MEMDP1:
                    1444
0402
        3E01
                    1445
                                    LD
                                             A, 1
                                                      ;Next STATE =1
0404
        0604
                    1446
                                            B, 4
                                                      ;4 decimal points active
                                    LD
0406
        21B81F
                    1447
                                    LD
                                             HL, DISPBF+2 ; The first active decimal
                    1448
                                                          ;point is in DISPBF+2, the
                    1449
                                                          ;last in DESPBP+5.
0409
       1807
                    1450
                                    JR
                                            SAV12
                                                     ; Continue at SAV12.
                    1451
                          MEMDP2:
040B
        3E02
                    1452
                                    LD
                                                      ;Next STATE = 2
040D
        0602
                    1453
                                    LD
                                            B, 2
                                                      2 active decimal points
                                             HL, DISPBF ;1st decimal point is in
040F
        21B61F
                    1454
                                    LD
                    1455
                                                        ;DISPBF, 2nd in DISPBF+1.
```

```
OBJ CODE M STAT SOURCE STATEMENT
LOC
0412
       32E41F
                   1456
                          SAV12
                                   LD
                                            (STATE), A ; Update STATE
0415
       D9
                    1457
                                   EXX
                                                     ;Save register HL, BC, DE.
       ED5BDE1F
                    1458
                                   LD
                                            DE, (ADSAYE) ; The address to be
0416
                   1459
                                                         displayed is stored in
                   1460
                                                         ; (ADSAVE). Load it into
                   1461
                                                         ;DE register.
       CD6506
                    1462
                                   CALL
                                            ADDRDP
                                                     ; Convert this address to
041A
                                                     display format and store it
                   1463
                   1464
                                                     into DISPBF+2 ¢ DISPBF+5.
                   1465
                                   LD
041D
       1A
                                            A, (DE) ; Load the data of this
                   1466
                                                    ;address into A register.
                    1467
                                   CALL
                                            DATADP ; Convert this data to
041E
       CD7106
                   1468
                                                    display format and store it
                                                    into DISPBF ¢ DISPBF+1.
                   1469
                   1470
                          BRTEST:
                   1471
                            The next 3 instructions serve to refresh the
                   1472
                            data at break address every time memory is
                   1473
                            displayed.
                                            HL, (BRAD) ; Get break point address.
0421
       2AE01F
                   1474
                                   LD
                                   LĐ
                                            A, (HL) ; Get the data of this
0424
       7E
                   1475
                   1476
                                                     ;address into A register.
0425
       32E21F
                    1477
                                   LD
                                            (BRDA), A ; Store it into BRDA (break data).
                   1478
                                   OR
0428
       B7
       ED52
                                   SBC
                                            HL, DE
                   1479
                                                     ;Check if the address to
0429
                   1480
                                                     ;be displayed is break point.
042B
       2006
                   1481
                                   JR
                                            NZ, SETPT1 ; If not, jump to SETPT1.
                                   LD
                                                    ;6 active decimal points.
042D
       0606
                   1482
                                            B,6
                                            aL,DISPBF; 1st decimal point is in ;DISPBF; 6th in DISPBF+5.
                   1483
                                   LD
       21B61F
042F
                   1484
                                   EXX
0432
       D9
                   1485
0433
       D9
                   1486
                          SETPT1
                                   EXX
                                                     ;Restore HL,BC,DE.
0434
       CBF6
                   1487
                          SETPT
                                            6,(HL) ;Set decimal points.
                   1488
                                                    ;Count in B, first address
                                                    in HL register.
                   1489
                                   INC
                                            HT.
0436
       23
                   1490
0437
       10FB
                   1491
                                  DJNZ
                                            SETPT
0439
       C9
                   1492
                                   RET
                   1493
                   1494
                          ; Step display format: (this format is used when user is
                   1495
                   1498
                          ; entering parameters for Move, Rela, WRtape, RDtape.)
                   1497
                   1498
                                     P. P. P. P. - N
                   1499
                   1500
                            'P' is the digit of parameter. Four decimal points
                   1501
                            indicate P's are being modified now. N is the mnemonic of
                   1502
                            the parameter:
                   1503
                                  i) Move
                                             S -- starting address
                   1504
                                             E -- ending address
                   1505
                                             D - destination address
                                             S -- source address
                   1506
                                 ii) Rela
                                             D -- destination address
                   1507
                                iii) WRtape F -- file name
                   1508
                                             S -- starting address
                   1509
                   1510
                                             E -- ending address
                                 iv) RDtape F -- file name
                   1511
                   1512
                   1513
                          STEPDP:
                   1514
                          ;Display step buffer and its parameter name.
                   1515
                          ;Input: STATE
                   1516
                                   STMIONR (parameter count)
                   1517
                          ; register destroyed: AF,BC,DE,HL
                   1518
                                            LOCSTBF ;Get parameter address
043A
       CD5504
                   1519
                                   CALL
                                   LD
                                            E,(HL)
043D
       5E
                   1520
                                                    ;Load parameter into DE
                                   INC
043E
       23
                   1521
                                            HL.
                   1522
                                   LD
                                            D, (HL)
043F
       CD6506
                   1523
                                   CALL
0440
                                            ADDRDP
                                                     ; Convert this parameter to
                                                     ;display format (4 digits)
                   1524
                                                     and store it into DISPBF+2
                   1525
                   1526
                                                      ¢ DISPBF+5.
                                   LD ..-
0443
       21B81P
                   1527
                                            HL, DISPBF+2 ; Set 4 decimal points.
                                                         :From DISPBF+2 to DISPBF+5.
                   1528
                                   LD .
0446
       0604
                   1529
                                            B,4
                                            SETPT
                                   CALL
0448
       CD3404
                   1530
044B
                    1531
                                   CALL
                                            LOCSTNA ; Get parameter name.
       CD5F04
044E
       6P
                   1532
                                   LD
                                            L.A
                                                      ;Pattern '-' for 2nd rightmost
044F
       2602
                                   L.D
                                            H, 2
                   1533
                   1534
                                                      digit.
                                            (DISPBF) EL
0451
       22B61F
                    1535
                                   LD
0454
                   1536
                                   RET
```

```
OBJ CODE M STMT SOURCE STATEMENT
  LOC
                     1537
                     1538
                           LOCSTBP:
                     1539
                            ;Get the location of parameter.
                     1540
                            ; address = STEPBF + STMINOR*2
                     1541
                            ;register destroyed: AF, HL
                     1542
 0455
        3AE31P
                     1543
                                     LD
                                              A, (STMINOR) ; Get parameter count.
 0458
                     1544
         87
                                     ADD
                                              A,A
                                                           ; Each parameter has 2 bytes.
        21AF1P
 0459
                     1545
                                     LD
                                              HL, STEPBF
                                                           ;Get base address.
 045C
         85
                     1546
                                     ADD
                                              A, Ĺ
 045D
         6F
                     1547
                                     LD
                                              L,A
 045E
        C9
                     1548
                                     RET
                     1549
                     1550
                           LOCSTNA:
                             ;Get parameter name.
;Input: STATE, STMINOR
                     1551
                     1552
                     1553
                             ;Output: parameter name in A, and Z flag.
                    1554
                    1555
                             ;register destroyed: AF,DE
045F
        3AE41F
                     1556
                                              A, (STATE) ; Get STATE.
                    1557
                                                         ; Possible states are:
                    1558
                                                          4,5,6,7. (Move, Rel,
                    1559
                                                         ;WRtape, RDtape)
0462
        D604
                                                         ;Change 4,5,6,7 to
                    1560
                                     SUB
                                              4
                    1561
                                                         ;0,1,2,3.
 0464
        87
                     1562
                                     ADD
                                              A,A
                                                       ; Each state has 4 bytes for names.
 0465
        87
                    1563
                                     ADD
                                             A,A
DE,STEPTAB
 0466
        11BC07
                    1564
                                    LD
0469
        83
                    1565
                                     ADD
                                              A,E
046A
        5F
                    1566
                                    LD
                                              E, A
                                                       Now, DE contains the
                    1567
                                                       ;address of 1st name
                    1568
                                                        for each state.
046B
        3AE31F
                    1569
                                    LD
                                              A, (STMINOR) ; Get parameter count
046E
                                    ADD
        83
                    1570
                                              A,E
                                                           ;DE <--- DE + A
046F
        5F
                     1571
                                     LD
                                             E, A
0470
                    1572
                                     LD
                                              A,(DE)
                                                       ;Get parameter name.
                                                                           If the
0471
        B7
                    1573
                                     OR
                                                       Change zero flag.
                    1574
                                                       ; returned pattern (in A) is; zero, the '+' or '-' must.
                    1575
                                                       ; have been pressed beyond legal
                    1576
                    1577
                                                       ; parameter boundary. (Check if
                    1578
                                                       ;parameter name got from STEPTAB.
                    1579
                                                       ;is zero)
0472
        C9
                                    RET
                    1580
                    1581
                    1582
                                                       ********************
                    1583
                            ; Register display format:
                    1584
                    1585
                                    i) X X X X Y Y - State is REGAD. The numeric data
                    1586
                                                          entered is interpreted as
                    1587
                                                          register name.
                    1588
                                                          YY is the register name, the
                    1589
                                                          data of that register pair is
                    1590
                                                          XXXX.
                    1591
                                        X X X.X. Y Y or X.X.X X Y Y -- State is REGDA. The unit of
                    1592
                                   ii)
                    1593
                                  111)
                    1594
                                                          register modification is byte.
                    1595
                                                          The numeric data entered will
                    1596
                                                          change the byte with decimal
                    1597
                                                         points under it. Decimal points can be moved by '+' of '-' keys.
                    1598
                    1599
                    1600
                           REGDP8:
                    1601
                           ; Display register and set STATE to 8.
                    1602
0473
        3R08
                    1603
                                    T.D
                                             8.4
                                                      ;Next state = 8
9475
        1802
                    1604
                                    JR
                                             RGS TIN
                    1605
                    1606
                           REGDP9:
                    1607
                           ; Display register and set STATE to 9.
                    1808
0477
        3R09
                    1609
                                    LD
                                             A, 9
                                                      ;Mext state = 9
                    1810
                    1611
                           RGSTIN:
                    1612
                           ; Update STATE by register A.
                    1613
                             Display user's register (count
                    1614
                           ; contained in STMINOR).
                    1615
                           ; register destroyed: AF, BC, DE, HL
                    1616
0478
        32E41F
                                    LĎ
                                             (STATE), A ; Update STATE.
                    1617
```

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
047C
        3A321P
                    1618
                                    LD
                                             A, (STMINOR) ; Get register count.
047F
        CB87
                    1619
                                    RES
                                                      ; Registers are displayed by
                    1620
                                                      pair. Find the count
                    1621
                                                      ;of pair leader.
                                                                         (count of
                    1622
                                                      ;the lower one)
0431
        47
                    1623
                                    LD
                                             B.A
                                                      Temporarily save A.
        CDAE04
                                             RGNADP
0482
                    1624
                                    CALL
                                                      ;Find register count.
                    1,625
                                                      :Store them into DISPBF
                                                      and DISPBF+1.
                    1626
                                    LD
                                             A.B
0485
        78
                    1627
                                                      ;Restore A (register pair leader).
                                    CALL
                                             LOCRG
0486
        CDBE 04
                    1628
                                                      ;Get the address of
                    1629
                                                      user's register.
0489
        5E
                    1630
                                    LD
                                             E, (HL)
                                                      ;Get register data. (2 bytes)
                    1631
                                    INC
                                             HL
0484
        23
                                             D,(HL)
                                    LD
048B
        56
                    1632
        ED53DE1F
                                             (ADSAVE), DE ; Convert them to display
048C
                    1633
                                    LD
                    1634
                                                           :format and store into
                    1635
                                                          ;display buffer.
                                    CALL
                                             ADDRDP
0490
        CD6506
                    1636
                                    LD
                                             A, (STATE)
0493
        3AE41P
                    1637
                                                      ; If STATE equals to 9 (RGDA),
0496
        PE09
                    1638
                                    CP
                    1639
                                                      ;set 2 decimal points.
                    1640
                                                      Otherwise return here.
                                    RET
0498
                    1641
        CO
        21B81F
                    1642
                                    LD
                                             HL, DISPBF+2
0499
                    1643
                                    T.D
                                             A, (STMINOR) ; Get register name.
049C
        3AE31F
049F
        CB47
                    1644
                                    BIT
                                             0, 1
                                                      ; If this register is
                    1645
                                                      :group leader, set decimal
                                                      points of two central digits. Otherwise set two left digits.
                    1646
                    1647
                                             Z,LOCPT
                                    JR
        2802
0441
                    1648
04A3
        23
                    1649
                                    INC
                                             HL
04A4
        23
                    1650
                                    INC
                                             HL.
04A5
        CBF6
                    1651
                           LOCPT
                                    SET
                                             6,(HL) ;Set decimal points of
                    1652
                                                     ;(HL) and (HL+1)
04A7
        23
                    1653
                                    INC
                                             HL
04A8
        CBF6
                    1654
                                    SET
                                             6, (HL)
                                             FOONV
O4AA
        CDC404
                    1655
                                    CALL
                                                      ;Convert user's flag (F,F')
                    1656
                                                      ;to binary display format.
                                    RET
04AD
        C9
                    1657
                    1658
                    1659
                           RGNADP:
                           ; Get the patterns of register names and
                    1660
                             store them into DISPBF and DISPBF+1.
                    1661
                    1662
                             Input: A contains register count of
                    1663
                                     pair leader.
                    1664
                           ; register destroyed: AF, DE, HL
                    1665
O4AE
        21D007
                    1666
                                    LD
                                             ML, RGTAB ; Get address of pattern
                    1667
                                                       ;table.
04B1
                    1668
                                    ADD
                                             A,L
        85
04B2
        6P
                    1669
                                    LD
                                             L,A
04B3
                    1670
                                    LD
                                             E, (HL) ;Get first pattern.
        5 B
                                    INC
04B4
                    1671
        23
                                             HL.
                                             D,(HL) ;Get 2nd pattern.
04B5
        56
                    1672
                                    LD
04B6
        ED53B61F
                    1673
                                    LD
                                             (DISPBF), DE
04BA
                    1674
                                    RET
                    1675
                          LOCEGEF:
                    1676
                    1677
                           ; Get the address of user's register.
                    1678
                           ; Register name contained in STMINOR.
                    1679
                           Destroys HL, AF.
                    1680
                                             A, (STM INOR)
04BB
        3AE31F
                    1681
                                    LD
O4BE
                    1682
                           LOCEG
                                   LD
        21BC1F
                                             HL, REGBF
04C1
        85
                    1683
                                    ADD
                                          A,L
04C2
        6P
                    1684
                                    LD
                                             L,A
04C3
        C9
                    1685
                                    RET
                    1686
                    1687
                           FCONV:
                    1688
                           ; Encode or decode user's flag register.
                             STMINOR contains the name of the flag
                    1689
                    1690
                            being displayed now.
ri.
                    1691
                           ; register destroyed: AF,BC,HL.
                    1692
       SAESIF .
04C4
                                            A, (STMINOR) ;Get register name.
                    1693
                                   LD
0407
       B7
                    1694
                                   OR
                                          . A
                                                     ;Clear carry flag.
                                            ;name of I register: 17H, ;name of IFF: 16H.
04C8
       1 P
                    1695
                                   RRA
                    1696
                    1697
                                             Rotate right one bit, both
                   1698
                                            ; become OBE.
```

```
OBJ CODE M STMT SOURCE STATEMENT
LOC
04C9
       FEOB
                    1699
                                              OBH
                                             Z,FLAGX ;Jump to FLAGX if ;I or IFF is being
                                    JR
04CB
       2809
                    1700
                    1701
                    1702
                                                       ;displayed now.
                                                       Otherwise, mask out bit; 1 to bit 7 of user's IFF.
04CD
        4F
                    1703
                                    LD
                                              C, A
                    1704
                    1705
                                                       ;IFF is only 1 bit, monitor
                    1706
                                                       ;use one byte to store it,
                    1707
                                                       ;masking out bit 1¢7 is to
                    1708
                                                       ;ignore the useless bits.
                                                       This is done only when the
                    1709
                    1710
                                                       ;user is not modifying IPF.
                    1711
                                                       ; If user is modifying IFF,
                    1712
                                                       monitor will display whatever
                                                       the enters, even if bit 1¢7 tare not all zero.
                    1713
                    1714
                    1715
                                                       ;A register is not changed
                    1716
                                                       ;after doing this.
                                              HL, USER IF
04CE
       21D21F
                    1717
                                    LD
                                             A, (HL)
00000001B
                                    LD
04D1
       7E
                    1718
                                    AND
       E801
                    1719
04D2
04D4
       77
                    1720
                                    LD
                                              (HL),A
04D5
       79
                    1721
                                    LD
                                              À,C
04D6
       FEOC
                    1722
                           FLAGX
                                    CP
                                              OCH
                                                       ; If STMINOR contains
                    1723
                                                       ; the name of SZXH, XPNC,
                                                       SZXE' or XPNC', after
                    1724
                                                       rotating right one bit
                    1725
                    1726
                                                       ;it will be greater than
                    1727
                                                       or equal to OCH.
                                                       Decode user's flag if it is not being modified now,
                    1728
                    1729
                    1730
                                                       ; encode it otherwise.
04D8
       301P
                    1731
                                    JR
                                             NC.FCONV2
04DA
       3ABC1F
                    1732
                           FCONV1
                                    LD
                                              A, (USERAF) ;Get user's F register.
04DD
                    1733
                                    CALL
                                             DECCDE ;Decode upper 4 bits.
       CD1805
                                    LD
                                              (FLAGH), HL
04E0
       220417
                    1734
                                             DECODE ;Decode lower 4 bits. (FLAGL);EL
04E3
       CD1805
                    1735
                                    CALL
04E6
       22D61F
                    1736
                                    LD
041.9
       3AC41F
                    1737
                                    LD
                                              A, (UAFP) ;Get user's F' register.
94EC
       CD1805
                    1738
                                    CALL
                                             DECODE
       22D81F
                    1739
                                    LD
                                              (FLAGEP), HL
04EF
                                              àE∞DE
04F2
       CD1805
                    1740
                                    CALL
                                              (FLAGLP), FL
04P5
                    1741
                                    T.D
       22D41P
                                     RET
04P8
        C9
                    1742
        2AD41F
                     1743
                           PCONV2
                                    LD
                                              HL, (FLAGH) ; Get the binary form
04F9
                    1744
                                                           ;of 4 upper bits of
                                                           ;user's F register.
                    1745
                                                           ;Encode it.
                                     CALL
                                              ENCODE
04FC
        CD2305
                    1746
04PP
        2AD61F
                     1747
                                     LD
                                              HL, (FLAGL) ; Encode 4 lower bits.
                     1748
                                     CALL
                                              ENCODE
0502
        CD2305
                     1749
        32BC1F
                                     LD
                                              (USERAF), A ; Save the encoded
0505
                                                           ; result into USERAP.
                    1750
                                              HL, (FLAGHP) ; Encode F' register.
                                     L.D
0508
        2AD81F
                    1751
                                              ENCODE
050B
        CD2305
                     1752
                                     CALL
                     1753
                                     LD
                                              HL, (FLAGLP)
050B
        2ADA1F
                                              ENCODE
                     1754
                                     CALL
0511
        CD2305
                                     LD
                                              (UAFP),A
0514
        32C41F
                     1755
                                     RET
0517
        C9
                     1756
                     1757
                           DECODE:
                     1758
                            ; Decode bit 7¢4 of A register.
                     1759
                              Each bit is extented to 4 bits.
                     1760
                     1761
                              0 becomes 0000, 1 becomes 0001.
                              The output is stored in HL, which
                    .1762
                     1763
                              is 16 bits in length.
                                                       Also, after
                              execution, bit 7¢4 of A register are
                     1764
                     1765
                              bit 3¢0 of A before execution.
                     1766
                            : Register AF.B.HL are destroyed.
                     1767
                                                        ;Loop 4 times.
0518
        0604
                     1768
                                     LD
                                              B,4
                                                        ;Clear rightmost 3
0514
        29
                     1769
                           DRL4
                                     ADD
                                              HL, HL
                     1770
                                                        :bits of HL.
                     1771
                                     ADD
                                              HL, HL
051B
        29
                     1772
                                     ADD
                                              HL, HL
051C
        29
                     1773
                                     RLCA
051D
                     1774
                                     ADC
                                              HL, HL
                                                        ;The 4th bit of HL
051B
        ED6A
                     1775
                                                        ;is determined by carry
                                                        ;flag, which is the MSB
                     1776
                                                        ;of A register.
                     1777
                                              DRL4
        10P8
                     1778
                                     DJNZ
0520
                     1779
                                     RET
0522
        CB
                     1780
```

Appendix 8 Page 24

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                      1781 . ENCODE:
                              Encode HL register. Each 4 bits of HL are encoded to 1 bit. 0000 become 0, 0001 become 1. The result is stored
                      1782
                      1783
                     1784
                     1785
                              in bit 300 of A register. Also, after
                      1786
                               execution, bit 7¢4 of A are bit 3¢0
                      1787
                               before execution.
                     1788
                              Registers AF, B, HL are destroyed.
                     1789
         0604
 0523
                     1790
                                     LD
                                                        ;Loop 4 times.
                                                        ;Shift HL left 4 bits.
 0525
                      1791
                            ERL4
                                      ADD
                                               HL, HL
         29
                                                        ;Bit 12 of HL will be
                     1792
                                                        shifted into carry flag.
                     1793
                     1794
1795
                                      ADD
                                               HL, AL
 0526
        29
 0527
         29
                                     ADD
                                               HL, HL
 0528
         29
                     1796
                                      ADD
                                               HL, HL
 0529
         17
                     1797
                                     RLA
                                                        ;Rotate carry flag into
                     1798
                                                        ;A register.
 052A
         10F9
                                     DJNZ
                     1799
                                               RRI.4
 052C
         C9
                     1800
                                     RET
                     1801
                     1802
                     1803
                            SUM1:
                     1804
                               Calculate the sum of the data in a memory
                     1805
                               block. The starting and ending address
                              of this block are stored in STEPBF+2 ¢ STEPBF+4.
                     1806
                     1807
                                 Registers AF, BC, DE, HL are destroyed.
                     1808
052D
        CD3A05
                     1809
                                     CALL
                                              GETPTR
                                                       ;Get parameters from
                     1810
                                                        ;step buffer.
0530
        DS
                     1811
                                     RET
                                                        ;Return if the parameters
                     1812
                                                        ;are illegal.
                     1813
                            SUM:
                     1814
                              Calculate the sum of a memory block.
                     1815
                              HL contains the starting address of
                     1816
                              this block, BC contains the length.
                              The result is stored in A. Registers
                     1817
                     1818
                            ; AF, BC, HL are destroyed.
                     1819
0531
        AF
                     1820
                                     XOR
                                                        ;Clear A.
                            SUMCAL ADD
0532
        86
                     1821
                                              A,(HL);Add
0533
        EDA 1
                     1822
                                     CPI
0535
        EA3205
                     1823
                                     JΡ
                                              PE, SUMCAL
0338
        B7
                     1824
                                     OR
                                                       ;Clear flags.
0539
        C9
                     1825
                                     RET
                     1826
                     1827
                            GETPTR:
                     1828
                            ; Get parameters from step buffer.
                     1829
                              Input: (STEPBF+2) and (STEPBF+3) contain
                     1830
                                      starting address.
                     1831
                                      (STEPBF+4) and (STEPBF+5) contain
                     1832
                              ending address.
Output: HL register contains the starting
                     1833
                     1834
                                      address.
                     1835
                                       BC register contains the length.
                                       Carry flar 0 -- BC positive
                     1836
                             1 -- BC negative
Destroyed reg.: AF,BC,DE,HL.
                     1837
                     1838
                     1839
053A
        21B11F
                     1840
                                     LD
                                              HL, STEPSF+2
053D
                                                      ;Load starting address
                     1841
                           GETP
                                    ĽD
                                              E.(HL)
                     1842
                                                       ;into DE.
053E
        23
                     1843
                                     INC
                                              HL
053P
        56
                     1844
                                    LD
                                              D, (HL)
0540
        23
                     1845
                                     INC
                                              НĹ
0541
        4B
                     1846
                                    LD
                                              C, (HL)
0542
        23
                     1847
                                     INC
                                              HL
                                                       ;Load ending address
                    1848
                                                       ;into HL.
0543
        66
                     1349
                                    LD
                                              H, (HL)
0544
        69
                     1850
                                    LD
                                             L,C
0545
                    1851
                                    OR
                                                       ;Clear carry flag.
0546
        ED52
                                              HL, DE
                    1852
                                    SBC
                                                       ;Find difference.
                    1853
                                                       ; Carry flag is changed here.
0548
        4D
                    1854
                                    LD
                                              C, L
0549
        44
                    1855
                                    LD
                                             B, H
054A
        03
                    1856
                                   ._INC
                                              BC .
                                                       :Now BC contains the
                    1857
                                                       ;length.
054B
        EB
                    1858
                                    EX .
                                              DZ, HL
                                                       ; Now HL contains the
                                                       starting address.
                    1859
                                    RET
054C
       C9 ·
                    1860
```

```
OBJ CODE M STMT SOURCE STATEMENT
LOC
                    1861
                    1862
                           TAPEIN:
                           ; Load a memory block from tape.
                    1863
                            Input: FL -- starting address of the block BC -- length of the block
                    1864
                    1865
                           Output: Carry flag,1 -- reading error
0 -- no error
Destroyed reg. -- AF,BC,DE,HL,AF',BC',DE',HL'
                    1866
                    1867
                    1868
                    1869
                    1870
                                    IOR
054D
       AF
                                                     ;Clear carry flag.
                    1871
                                                     :At beginning, the reading is
                    1872
                                                     :no error.
                                            AF, AF'
054B
       80
                    1873
                                    EX
                    1874
                           TLOOP
                                    CALL
                                             GETBYTE ; Read 1 byte from tape.
       CD5A05
054F
                    1875
                                   LD
                                             (HL), E ;Store it into memory.
0552
       73
                                   CPI
                    1876
0553
       EDA 1
       EA4F05
                                             PE, TLOOP ;Loop until length
                    1877
                                    JP
0555
                    1878
                                                       ;is zero.
                                             AF.AF'
0558
       08
                    1879
                                   RET
0559
       C9
                    1880
                    1881
                    1882
                           GETBYTE:
                           ; Read one byte from tape.
                    1883
                            Output: E -- data read
                    1884
                                      Carry of F',1 -- reading error
0 -- no error
                    1885
                    1886
                           ; Destroy reg. -- AF, DE, AF', BC', DE', HL'
                    1887
                           ; Byte format:
                    1888
                    1889
                           ; start bit bit bit bit bit bit bit stop
                    1890
                    1891
                           ; bit
                                    0
                                         1
                                             2
                                                  3
                                                      4
                                                          5
                                                               6
                    1892
                                   CALL
                                            GETBIT
       CD6B05
                    1893
                                                     ;Get start bit.
055A
                                   LD
                                                     ;Loop 8 times.
       1608
                    1894
                                            D.8
055D
                                            GETBIT
                          BLOOP
                                    CALL
                                                     ;Get one data bit.
055F
       CD6B05
                    1895
                    1896
                                                     Result in carry flag.
                    1897
                                    RR
                                             E
                                                      ;Rotate it into E.
0562
       CB1B
                                    DEC
                    1898
                                             D
0564
       15
       20F8
                                    JR
                                            NZ, BLOOP
                    1899
0565
                                            GETBIT ;Get stop bit.
                                    CALL
0567
       CD6B05
                    1900
                    1901
                                   RET
056A
       C9
                    1902
                    1903
                           GETBIT:
                    1904
                           ; Read one bit from tape.
                    1905
                            Output: Carry of F,0 -- this bit is 0
                    1906
                                                  1 - this bit is 1
                    1907
                                     Carry of F',1 - reading error 0 - no error
                    1908
                    1909
                             Destroyed reg. -- AF, AF', BC', CE', HL'
                    1910
                    1911
                           ; Bit format:
                    1912
                               0 - 2K Hz 8 cycles + 1K Hz 2 cycles.
                    1913
                    1914
                               1 -- 2K Hz 4 cycles + 1K Hz 4 cycles.
                    1915
                                             ;Save HL, BC, DE registers
                                    EXX
056B
       D9
                    1916
                    1917
                             The tape-bit format of both 0 and 1 are
                    1918
                            of the same form: high freq part + low freq part.
                    1919
                             The difference between 0 and 1 is the
                    1920
                            number high freq cycles and low freq
                    1921
                            cycles. Thus, a high freq period may has
                    1922
                    1923
                            two meanings:
                             i) It is used to count the number of high
                    1924
                                 freq cycles of the current tape-bit;
                    1925
                             ii) If a high freq period is detected
                    1926
                    1927
                                 immediately after a low freq period, then
                                 this period is the first cycle of next
                    1928
                                 tape-bit and is used as a terminator of the
                    1929
                                 last tape-bit.
                    1930
                    1931
                           ; Bit 0 of H register is used to indicate the usage; of a high freq period. If this bit is zero, high
                    1932
                    1933
                           ; freq period causes counter increment for the current
                    1934
                           ; tape-bit. If the high freq part has passed, bit 0
                    1935
                           ; of H is set and the next high freq period will be used
                    1936
                    1937
                            as a terminator.
                             L register is used to up/down count the number of periods.
                    1938
                             when a high freq period is read, L is increased by
                    1939
                             1; when a low freq period is read, L is decreased
                    1940
                           ; by 2. (The time duration for each count is 0.5 ms.)
                    1941
                           ; At the end of a tape-bit, positive and negative L
```

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                       1943
                              ; stand for 0 and 1 respectively.
                       1944
056C
         210000
                       1945
                                        LD
                                                   HL.O
                                                            ;Clear bit 0 of H, ;Set L to 0.
                       1946
                                         CALL
                                                   PERIOD ; Read one period.
056P
         CD8C05
                       1947
                              COUNT
0572
         14
                       1948
                                         INC
                                                   D
                                                             ;The next 2 instructions
                       1949
                                                             check if D is zero. Carry
                       1950
                                                             ;flag is not affected.
0573
         15
                                        DEC
                       1951
                                                  NZ, TERR ; If D is not zero, jump ; to error routine TERR.
0574
         2011
                       1952
                                         JR
                       1953
                                                            :(Because the period is too
                       1954
                       1955
                                                             much longer than that of 1K Hz.)
                                                  C,SEORTP : If the period is short
                                        JR
0576
         3806
                       1956
                                                             ; (2K Hz), jump to SHORTP.
                       1957
0578
         2D
                       1958
                                        DEC
                                                            ;The period is 1K Hz,
                       1959
                                                            ;decrease L by 2. And set
                                                            ;bit 0 of H to indicate this ;tape-bit has passed high freq
                       1960
                      1961
                      1962
                                                            ; part and reaches its low freq part.
                                        DEC
0579
         2D
                      1963
057A
         CBC4
                      1964
                                        SET
                                                  0, H
057C
         18F1
                       1965
                                        JR
                                                  COUNT
                                                            ;The period is 2 K Hz,
057E
         2C
                      1966
                              SHORTP
                                        INC
                                                            ;increase L by 1.
                      1967
057P
         CB44
                                        BIT
                                                  O, R
                      1968
                                                            ; If the tape-bit has passed
                      1969
                                                            ;its high freq part, high frquency
                      1970
                                                            means this bit is all over and
                      1971
                                                            ;next bit has started.
0581
         28EC
                      1972
                                        JR
                                                  Z.COUNT
                      1973
                                                  ;L = (# of 2K period) - 2*(# \text{ of } 1K \text{ period})
                                        RL
0583
         CB15
                      1974
                                                            ; 0 --- NCarry (L positive)
; 1 --- Carry (L negative)
                      1975
                      1976
                      1977
                                                             The positive or negative sign of
                      1978
                                                             ;L corresponds to the tape-bit data.
                      1979
                                                              'RL L' will shift the sign bit of
                                                            ;L into carry flag. After this ;instruction, the carry flag
                      1980
                      1981
                      1982
                                                             ; contains the tape-bit.
0585
                                        EXX
                                                   ;Restore BC',DE',HL'
         D<sub>3</sub>
                      1983
0586
         C9
                      1984
                                        RET
0587
         08
                      1985
                              TERR
                                        ΕX
                                                  AP, AF'
0588
         37
                      1986
                                        SCF
                                                   ;Set carry flag of F' to indicate error.
                                                  AP,AP'
0589
         08
                      1987
                                        EX
058A
         D9
                      1988
                                        EXX
                      1989
058B
         C9
                                        RET
                      1990
                      1991
                              PER IOD:
                      1992
                                Wait the tape to pass one period.
                               The time duration is stored in DE. The unit is loop count. Typical value for 2K Hz is 28, for 1K Hz is 56.
Use (56+28)/2 as threshold. The returned result is in carry flag. (1K -- NC, 2K -- C)
                      1993
                      1994
                      1995
                      1996
                      1997
                      1998
                              ; Register AF and DE are destroyed.
                      1999
058C
         110000
                      2000
                                                  DE, 0
                                        LD
058P
         DB 00
                      2001
                              LOOPH
                                        IN
                                                  A, (KIN) ;Bit 7 of port A is Tapein.
         13
0591
                      2002
                                        INC
0592
         17
                      2003
                                        RLA
                                                  C,LOOPH ;Loop until input goes low.
         38FA
0593
                      2004
                                        JR
0595
         3EFF
                      2005
                                        LD
                                                  A,11111111B ; Echo the tape input to
                      2006
                                                                 ;speaker on MPF-I.
                                                  (DIGIT),A
0597
         D302
                      2007
                                        OUT
                              LOOPL
0599
         DB00
                      2008
                                        IN
                                                  A, (KIN)
059B
                                        INC
         13
                      2009
059C
         17
                      2010
                                        RLA
059D
         30FA
                                                  NC, LOOPL ; Loop until input goes high. A, 011111111B ; Echo the tape input to
                      2011
                                        JR
059P
         3E7F
                      2012
                                        LD
                      2013
                                                                 ;speaker on MPF-I.
05A1
         D302
                      2014
                                        OUT
                                                  (DIGIT),A
05A3
                      2015
                                                  A,E
                                                            :Compare the result with
                                        LD
                      2016
                                                             ; the threshold.
0544
        FE2A
                      2017
                                        CP
                                                  MPER IOD
05A6
        C9
                      2018
                                        RET
                     ~2019
                      2020
                              TAPEOUT:
                      2021
                      2022
                              : Output a memory block to tape.
```

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                    2104
                           ; Input: HL -- address to be check.
                    2105
                            Output: Zero flag -- 0, ROM or nonexistant;
                    2106
                                                    1, RAM.
                    2107
                           ; Destroyed reg.: AF.
                           ; Call: none
                    2108
                    2109
                    2110
                          RAMCHK:
05F6
        7E
                    2111
                                   LD
                                            A, (HL)
05F7
        2F
                    2112
                                   CPL.
        77
                    2113
                                   LD
05F8
                                            (HL).A
        7 F
                    2114
                                   I.D
05F9
                                            A,(HL)
05FA
        2F
                    2115
                                   CPL
05FB
        77
                    2116
                                   LD
                                            A, (JH)
                    2117
        BE
                                   CP
                                            (HL)
05FC
05FD
        C9
                    2118
                                   RET
                    2119
                    2120
                    2121
                           ; Function: Scan the keyboard and display. Loop until
                    2122
                                        a key is detected. If the some key is already
                    2123
                                        pressed when this routine starts execution,
                    2124
                                        return when next.key is entered.
                            Input: IX points to the buffer contains display patterns.
                    2125
                    2126
                                    6 LEDs require 6 byte data. (IX) contains the
                    2127
                                    pattern for rightmost LED, (IX+5) contains the
                    2128
                                    pattern for leftmost LED.
                            Output: internal code of the key pressed
                    2129
                            Destroyed reg. : AF, B, HL, AF', BC', DE'.
                    2130
                    2131
                                               All other registers except IY are also
                    2132
                                               changed during execution, but they are
                    2133
                                               restored before return.
                          ; Call: SCAN1
                    2134
                    2135
                    2136
                          SCAN:
                                   PUSH
                                                     ;Save IX.
05PE
       DDE5
                    2137
                                            IX
                                            HL. TEST
0600
       21E61F
                    2138
                                   LD
0603
       CB7E
                    2139
                                   BIT
                                            7,(HL)
                                                     ;This bit is sert if the use
                                                     ;has entered illegal key. The
                    2140
                                                     ;display will be disabled as
                    2141
                    2142
                                                     ;a warning to the user. This
                    2143
                                                     ;is done by replacing the display
                                                     ;buffer pointer IX by BLANK.
                    2144
                                            Z,SCPRE
0605
       2804
                    2145
                                   JR
                                            IX.BLANK
0607
       DD21A507
                    2146
                                   LD
                    21.47
                           ; Wait until all keys are released for 40 ms.
                    2148
                           ; (The execution time of SCAN1 is 10 ms,
                    2149
                           ; 40 = 10 * 4.)
                    2150
                    2151
        0604
                    2152
                           SCPRE
                                   LD
                                            B,4
060B
                    2153
                           SCNX
                                    CALL
                                            SCAN1
0600
        CD2406
                                            NC, SCPRE ; If any key is pressed, re-load
        30F9
                    2154
0610
                                                      ; the debounce counter B by 4.
                    2155
                                   DJNZ
                                            SCNX
0612
        10F9
                    2156
        CBBE
                    2157
                                   RES
                                            7,(HL)
                                                     ;Clear error-flag.
0614
0616
        DDE1
                    2158
                                   POP
                                            IX
                                                     ;Restore original IX.
                    2159
                           ; Loop until any key is pressed.
                    2160
                    2161
                    2162
                           SCLOOP
                                   CALL
                                            SCAN1
0618
        CD2406
                    2163
                                   JR
                                            C,SCLOOP
061B
        38FB
                    2164
                            Convert the key-position-code returned by SCAN1 to key-internal-code. This is done by table-lookup.
                    2165
                    2166
                           ; The table used is KEYTAB.
                    2167
                    2168
                                  LD
                                            HL, KEYTAB
061D
        217B07
                    2169
                           KEYMAP
                                    ADD
                                            A,L
0620
        85
                    2170
0621
        6F
                    2171
                                   LD
                                           L,A
                                   LD
                                            A, (HL)
0622
        7E
                    2172
                    2173
                                   RET
0623
        C9
                    2174
                    2175
                            Function: Scan keyboard and display one cycle.
                    2176
                    2177
                                        Total execution time is about 10 ms (exactly
                                        9.95 ms, 17812 clock states @ 1.79 MHz).
                    2178
                             Input: Same as SCAN.
                    2179
                             Output: ,i) no key during one scan
                    2180
                    2181
                                               Carry flay -- 1 .
                                      ii) key pressed during one scan
Carry flag -- 0,
                    2182
                    2183
                    2184
                                                A -- position code of the key pressed.
```

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                    2185
                                                      If more than one key is pressed, A
                    2186
                                                     contains the largest position-code.
                    2187
                                                     (This key is the last key scanned.)
                    2188
                           ; Destroyed reg: AF, AF', BC', DE'. (see comments on SCAN)
                    2189
                           ; Call: none.
                    2190
                           SCAN1:
                    2191
                    2192
                           ; In hardware, the display and keyboard are
                    2193
                           ; arranged as a 6 by 6 matrix. Each cloumn
                    2194
                           ; corresponds to one LED and six key buttons.
                    2195
                           ; In normal operation, at most one column is
                    2196
                           active. The pattern of the active LED is the
                           ;data output on port C of 8255 I. The data input
                    2197
                    2198
                           from bit 005 of port A are the status of key
                           ; buttons in the active column. All signals on
                    2199
                    2200
                           ;I/O port are active low.
                    2201
0624
        37
                    2202
                                    SCF
                                                     ;Set carry flag.
                                            AF, AF'
0625
        08
                    2203
                                    EX
                    2204
0626
                    2205
                    2206
                           ; Carry flag of F' is used to return the status of
                           ; the keyboard. If any key is pressed during one
                    2207
                           ;scan, the flag is reset; otherwise, it is set.
                    2208
                           ; Initially, this flag is set. A' register is used
                    2209
                    2210
                           to store the position-code of the key pressed.
                    2211
                           :In this routine, 36 key positions are checked one
                    2212
                           ; by one. C register contains the code of the key
                           ; being checked. The value of C is 0 at the beginning,
                    2213
                           and is increased by 1 after each check. So the code ranges from 0 to 23H (total 36 positions). On each
                    2214
                    2215
                           ; check, if the input bit is 0 (key pressed), C register
                    2216
                    2217
                           ; is copied into A'. The carry flag of F' is set also.
                           When some key is detected, the key positions after
                    2218
                    2219
                           ; this key will still be checked. So if more than
                           ; one key are pressed during one scan, the code of the
                    2220
                    2221
                           ;last one will be returned.
                    2222
 0627
        OE00
                    2223
                                             C,O
                                                      ; Initial position code
 0629
        1ECI
                    2224
                                    LD
                                             E,11000001B ;Scan from rightmost digit.
 062B
                    2225
                                    LD
                                             H, 6
        2606
                                                          ; to the active column.
                    2226
 062D
        7B
                    2227
                           KCOL
                                    LD
                                                               ;Activate as column.
 062E
        D302
                    2228
                                    OUT
                                             (DIGIT),A
 0630
        DD7E00
                    2229
                                    LD
                                             A. (IX) .
                                    OUT
                                             (SEG7),A
                    2230
 0633
        D301
 0635
        06C9
                    2231
                                    LD
                                             B, COLDEL
        10FE
                    2232
                                    DJNZ
                                                      ;Delay 1.5 ms per digit.
 0637
                                             $
                                                      Deactivate all display segments
 0639
         AF
                    2233
                                    XOR
                                             A
                                             (SEG7),A
        D301
                    2234
                                    OUT-
 063A
 063C
        7B
                    2235
                                    I D
                                             A.E
 063D
        2F
                    2236
                                    CPL
                                             11000000B
 063E
        F6C0
                    2237
                                    OR
                                             (DIGIT),A
                                    OUT
 0640
        D302
                    2238
 0642
         0606
                    2239
                                    LD
                                             B,6
                                                      ; Each column has 6 keys.
        DB00
                     2240
                                    IN
                                             A, (KIN) ; Now, bit 0¢5 of A contain
 0644
                     2241
                                                      ; the status of the 6 keys
                                                      ;in the active column.
                    2242
                                             D, A
                                    LD
                                                      ;Store A into D.
 0646
         57
                     2243
                     2244
                           KROW
                                    RR
                                             n
                                                      ;Rotate D 1 bit right, bit 0
 0647
         CB1A
                                                      ; of D will be rotated into .
                    2245
                    2246
                                                      ;carry flag.
                                             C, NOKEY ; Skip next 2 instructions
                                    JR
 0649
        3802
                    2247
                                                      if the key is not pressed. The next 2 instructions
                     2248
                     2249
                                                      ;store the current position-code
;into A' and reset carry flag
;of P' register.
                     2250
                     2251
                    2252
                                                      ;Key-in, get key position.
 064B
         79
                     2253
                                    LD
                                             A,C
                                             AF,AF'
                                                      ;Save A & Carry in AF'.
 064C
        80
                     2254
                                    EX
                           NOKEY
                                    INC
                                                      ; Increase current key-code by 1.
 064D
         00
                     2255
         10F7
                                    DJNZ
                                             KROW
 064E
                     2256
                                                      ;Loop until 6 keys in the
                    2257
                                                      ;active colums are all checked.
                                     INC
 0650
         DD23
                     2258
                                             IX
                     2259
                                    LD
                                             A,E
 0652
         7B
                                   AND
         E63F
                                             00111111B
 0653
                     2260
 0655
         CB07
                     2261
                                    RLC
 0657
         F6C0
                     2262
                                    OR
                                             11000000B
                    . 2263
 0659
         5P
                                    LD
                                             E, A
 065A
         25
                     2264
                                    DEC
                                             Ħ
         20D0
                                    JR
                                             NZ, KCOL
 065B
                     2265
```

Appendix 8 Page 30

```
OBJ CODE M STMT SOURCE STATEMENT
 LOC
                    2266
                                   L.D
                                            DE,-6
065D
       11FAFF
                                    ADD
                                            IX, DE
0660
       DD19
                    2267
                                                     ;Get original IX.
       D9
                    2268
                                    EXX
0662
                    2269
                                            AF, AF'
       08
                                    EX
0663
                    2270
                                   RET
0664
       C9
                    2271
                    2272
                    2273
                           ; Function: Convert the 2 byte data stored in DE to
                                        7-segament display format. The output is stored
                    2274
                                        in the address field of DISPBF (display buffer), most significant digit in DISPBF+5.
                    2275
                    2276
                    2277
                                        This routine is usually used by monitor only.
                    2278
                             Destroyed reg: AF, HL.
                           ; Call: HEX7SG
                    2279
                    2280
                           ADDRDP:
                    2281
                                            HL, DISPBF+2
                                   LD
0665
       21B81F
                    2282
0638
       7B
                    2283
                                   LD
                                            A,E
       CD7806
                    2284
                                   CALL
                                            HEX7SG
0669
                    2285
                                   LD
                                            A, D
066C
       7A
                                    CALL
                                            HEX7SG
       CD7806
                    2286
066D
0670
       C9
                    2287
                                   RET
                    2288
                    2289
                    2290
                            Function: Convert the data stored in A to 7-segament
                                        display format. 1 byte is converted to 2
                    2291
                    2292
                                        digits. The result is stored in the data
                    2293
                                        field of display buffer (DISPBF).
                    2294
                                        This routine is usually used by monitor only.
                    2295
                            Destroyed reg! AF, HL.
                           ; Call: HEX7SG
                    2296
                    2297
                    2298
                    2299
                                   LD
                                            HL, DISPBF
0671
       21B61F
       CD7806
                    2300
                                   CALL
                                            HEX7SG
0674
                    2301
                                   RET
0677
       C9
                    2302
                    2303
                           ; Function: Convert binary data to 7-segament display
                    2304
                    2305
                                       format.
                             Input: 1 byte in A register.
                    2306
                             HL points to the result buffer. Output: Pattern for 2 digits. Low order digit in (HL),
                    2307
                    2308
                                      high order digit in (EL+1).
                    2309
                                     EL becomes EL+2.
                    2310
                            Destory reg: AF, HL.
                    2311
                          ; Call: HEX7
                   2312
                    2313
                    2314
                                   PUSH
0678
       F5
                    2315
                                            AF
                                   CALL
                                            REX7
0679
       CD8906
                    2316
                    2317
                                   LD
                                            (HL),A
067C
       77
                                   INC
                    2318
067D
       23
                                            HL
067E
       F1
                    2319
                                   POP
                                            AF
067F
       OF
                    2320
                                   RRCA
0680
       OF
                    2321
                                    RRCA
                    2322
                                    RRCA
        OF
0681
                                    RRCA
0682
        OF
                    2323
                                             HEX7
0683
        CD8906
                    2324
                                    CALL
                    2325
                                    LD
                                             (HL),A
0686
        77
                                    INC
       23
                    2326
0687
                                    RET
                    2327
0688
        C9
                    2328
                    2329
                    2330
                           ; Function: Convert binary data to 7-segament display
                                        format.
                    2331
                    2332
                             Input: A -- LSB 4 bits contains the binary data
                             Output: A -- display pattern for 1 digit.
                    2333
                    2334
                           ; Destroyed reg: AF
                           ; Call: none
                    2335
                    2336
                    2337
                           HEX7:
                                    PUSH
0689
        E5
                    2338
0684
        21F007
                    2339
                                    LD
                                             HL. SEGTAB
                                    AND
                                             OPH
                    2340
068D
        E60P
068F
        85
                    2341
                                    ADD
                                             A,L
0690
        6P
                    2342
                                    LD
                                             L,A
0691
                    2343
                                    LD
                                             A, (HL)
        7E
                                    POP
0692
                    2344
        K1
                                    RRT
0693
        C9
                    2345
                    2346
                    2347
```

```
OBJ CODE M STAT SOURCE STATEMENT
 LOC
                           ;**************
                    2348
                            Function: RAM 1800-1FFF self-check.
                    2349
                    2350
                             Input: none
                    2351
                           ; Output: none
                            Destroyed reg: AF, BC, HL
                    2352
                    2353
                           : Call: RAMCHK
                    2354
                    2355
                           RAMTEST:
                                             HL,1800H
                                    T.D
0694
        210018
                    2356
0697
        010008
                    2357
                                    LD
                                             BC,800H
                                    CALL
                                             RAMCHK
        CDF 605
                    2358
                           RAMT
DASA
                                    JR
                                             Z. TNEXT
                    2359
069D
        2801
                                                      :If error.
                                    HALT
069F
        76
                    2360
06A0
        EDA 1
                    2361
                           TNEXT
                                    CPI
0642
        EA9A06
                    2362
                                    JP
                                             PE, RAMT
                                                      ;Display 'uPF--1'.
                    2363
                                    RST
06A5
        C7
                    2364
                    2365
                           Monitor ROM self-check. Add the data of address
                    2366
                           ;0000 ¢ 0800. If the sum equals to 0. Reset the monitor; and display 'uPF--1'. If the sum is not 0, which
                    2367
                    2368
                           ;indicates error, HALT.
                    2369
                    2370
                           ;Input: none.
                           ;Output: none.
                    2371
                    2372
                           ;Destroyed registers: AF, BC, HL.
                           ;Call: SUM.
                    2373
                    2374
                           ROMTEST:
                    2375
                                             HL,0
BC,800H
                                    LD
06A6
        210000
                    2376
06A9
        010008
                    2377
                                    LD
                                    CALL
                                             SUM
06AC
        CD3105
                    2378
OGAR
                                    JR
                                             Z,SUMOK
        2801
                    2379
06B1
        76
                    2380
                                    HALT
                                                      ;If error.;Display 'uPF--1'.
06B2
                    2381
                           SUMOK
        C7
                                    RST
                                             (POWERUP); A ; Load power-code into
06B3
        32E51F
                    2382
                           INI3
                                    LD
                    2383
                                                          ; (POWERUP). The monitor
                    2384
                                                          ; uses the location to decide
                    2385
                                                          ; whether a reset signal is
                    2386
                                                          ;on power-up.
06B6
        3E55
                  . 2387
                                    LD
                                             A.55H
06B8
        32F01F
                    2388
                                    T.D
                                             (BEEPSET),A
O6RR
        3E44
                    2389
                                    LD
                                             A, 44H
06BD
        32F11F
                    2390
                                    LD
                                             (FBEEP),A
                                                          ;Beep frequency when key is
                    2391
                                                          :pressed.
06C0
        21F21F
                    2392
                                    LD
                                             HL, TBEEP
06C3
        362F
                    2393
                                    LD
                                             (HL),2FH
                                                         ;Time duration of beep when
06C5
        23
                                    INC
                    2394
                                             HL.
06C6
        3600
                    2395
                                    LD
                                             (HL),0
                    2396
                                                          ;key is pressed.
06C8
        C3D803
                                    JP
                                             INI4
                    2397
                    2398
06CB
        P5
                    2399
                          BEEP
                                    PUSH
06CC
        21F11F
                    2400
                                            HL, PBEEP
                                    LD
06CF
        4E
                                    LD
                    2401
                                            C,(HL)
06D0
        2AF21F
                    2402
                                    Ł.D
                                             HL, (TBEEP)
06D3
        3AF01F
                    2403
                                    LD
                                            A, (BEEPSET)
                                    CP
0606
        FE55
                    2404
                                            NZ, NOTONE
06D8
        2003
                    2405
                                    JR
                                                         ;There is no beep sound when
                    2406
                                                         ; the key is pressed if data
                                                         of (BEEPSET) is not 55H
                    2407
O6DA
        CDE405
                                    CALL
                                            TONE
                    2408
                          NOTONE:
                    2409
OGDD
                                    POP
       Fl
                    2410
                                            AP
        C3E900
OGDE
                    2411
                                    JP
                                            KEYEXEC ; After a key is detected, determine
                    2412
                                                     ; what action should the monitor take.
                    2413
                                                     ; KEYEXEC uses the next 3 factors
                    2414
                                                     ;to get the entry point of proper
                    2415
                                                     ;service routine :key-code, STATE
                    2416
                                                     ;and STMINOR (Minor-State).
                    2417
                           ; Below are the branch tables for each key and
                    2418
                            state. The first entry of each table is
                    2419
                            a base address, other entrys are the offset to
                            this address. Offset is only one byte long,
                    2420
                    2421
                            which is much shorter than the 2-byte address.
                    2422
                          ; This can save the monitor code space.
                    2423
0737
                                            0737H
                    2424
                          KSUBFUN ORG
       1B01
0737
                    2425
                                   DEFW
                                            KINC
0739
       00
                    2426
                                   DEFB
                                            -KINC+KINC
073A
       05
                    2427
                                            -KINC+KDEC
                                   DEFB
073B
                                            -KINC+KGO
```

DEFR

OΑ

```
OBJ CODE M STMT SOURCE STATEMENT
LOC
073C
        DF
                     2429
                                              -KINC+KSTEP
                     2430
                                     DEFB
                                              -KINC+KDATA
073D
        1 A
                                     DEFB
                                              -KINC+KSBR
                     2431
073E
        2C
                                              -KINC+KINS
                                     DEFB
073F
        42
                     2432
                                              -KINC+KDEL
0740
        7B
                     2433
                                     DEFB
                            KPON
                                     DEFW
                                              KPC
0741
        C201
                     2434
0743
                                     DEFB
                                              -KPC+KPC
        00
                     2435
                                     DEPB
                                              -KPC+KADDR
                     2436
0744
        10
                                     DEFB
                                               -KPC+KCBR
                     2437
2745
        OA
        14
                                     DEFB
                                               -KPC+KREG
0746
                     2438
                                               -K PC +K 11 V
        20
                     2439
                                     DEFB
0747
                                     DEFB
                                              -KPC+KRL.
0748
        20
                     2440
                                     DEFB
                                               -KPC+EWT
        26
                     2441
0749
                                               -KPC+KRT
                                     DEFB
074A
        26
                     2442
                            HTAB
                                              HFIX
                                     DEFW
074B
        EC01
                     2443
                                              -HFIX+HPIX
074D
        00
                     2444
                                     DEFB
                     2445
                                     DEFB
                                              -EPIX+HAD
074E
        16
0749
        03
                     2446
                                     DEFB
                                              -HPIX+HDA
                                     DEFB
                                               -HFIX+HRGFIX
                     2447
0750
        26
                                               -HFIX+IMV
                                     DEFB
0751
        34
                     2448
                                              -HPIX+HRL
                                     DEFB
0752
        34
                     2449
0753
        34
                     2450
                                     DEFB
                                              -HFIX+HWT
                                     DEFB
                                              -HFIX+HRT
                     2451
        34
0754
                                     DEFB
                                               -HFIX+HRGAD
                     2452
0755
        26
                                               -HFIX+HRGDA
                                     DEFB
0756
                     2453
0757
        3D02
                     2454
                            ITAB
                                     DEFW
                                              IF IX
                                              -IFIX+IFIX
                     2455
                                     DEFB
0759
        00
                                     DEFB
                                              -IFIX+IAD
                     2456
075A
        03
                                               -IZIX+IDA
                                     DEFB
075B
        03
                     2457
                                              -IFIX+IRGFIX
                                     DEFB
075C
        00
                     2458
                                              -IFIX+IMV
075D
        OE
                     2459
                                     DEFB
                                     DEFB
                                              -IFIX+IRL
075E
                     2460
        OE
                                              -IFIX+IWT
075P
        OF
                     2461
                                     DEFB
                                     DEFB
                                               -IFIX+IRT
0760
        0E
                     2462
                                              -IFIX+IRGAD
0761
        15
                     2463
                                     DEFR
        1F
                     2464
                                     DEFB
                                               -IF IX+IRGDA
0762
                                     DEFW.
                                              DF IX
0763
        6B02
                     2465
                            DTAB
                                     DEFB
                                               -DFIX+DFIX
0765
        00
                     2466
                                               -DFIX+DAD
                                     DEFB
0766
        03
                     2467
                                              -DFIX+DDA
0767
        03
                     2468
                                     DEFB
0768
        00
                     2469
                                     DEFB
                                              -DFIX+DRGFIX
0769
                                     DEFB
                                              -DFIX+DHV
                     2470
        OF
                                               -DFIX+DRL
                                     DEFB
                     2471
076A
        0E
                                              -DFIX+DWT
                                     DEFB
076B
        0E
                     2472
076C
                     2473
                                     DEFB
                                              -DFIX+DRT
        0E
                                     DEFB
                                              -DFIX+DRGAD
076D
        1F
                     2474
                                               -DFIX+DRGDA
                     2475
                                     DEFB
076E
        1P
                                     DEFW
                                              GFIX
                            GTAB
076P
        9902
                     2476
                                              -GFIX+GFIX
                                     DEFB
0771
        00
                     2477
                                               -GFIX+GAD
                     2478
                                     DEFB
0772
        03
0773
                                     DEFB
                                               -GFIX+GDA
        03
                     2479
                                               -GFIX+GRGFIX
                                     DEPB
0774
        00
                     2480
                                     DEFB
                                               -GFIX+GMV
0775
        4B
                     2481
                                               -GFIX+GRL
                                     DEFB
0776
        6D
                     2482
0777
        8B
                     2483
                                     DEFB
                                               -GPIX+GWT
                                     DEFB
                                               -GFIX+GRT
0778
        C1
                     2484
                                     DEFB
                                               -GFIX+GRGAD
0779
        വ
                     2485
                                               -GFIX+GRGDA
                                     DEFB
077A
        00
                     2486
                     2487
                            ; Key-position-code to key-internal-code conversion table.
                     2488
                     2489
                            KEYTAB:
                     2490
                                     DEFB
                                              03 H
                                                        ;HEX 3
077B
                     2491
                            KO
        03
                                                        HEX 7
                                              07H
077C
        07
                     2492
                            K1
                                     DEFB
                                                        HEX B
        0B
                     2493
                            K2
                                     DEFB
                                              OBB
077D
                     2494
                            K3
                                     DEFB
                                              OFH
                                                        :HEX F
077E
        OP
                                                       ;NOT USED
                     2495
                                     DEFB
                                              20H
077F
        20
                                                       ;NOT USED
                                     DEFB
                                              21H
                     2496
                            K5
0780
        21
                                                       ;HEX 2
                            K6
                                     DEFB
                                              02H
                     2497
0781
        02
                                                       HEX 6
                                     DEFB
                                              06H
0782
        06
                     2498
                            K7
                                                        ;HEX A
0783
                     2499
                            K8
                                     DEFB
                                              OAH
        OA
                     2500
                                     DEFB
                                              OEH
                                                        ;HEX E
0784
        OE
                            K9
                                     DEFB
                                              22H
                                                        NOT USED
0785
        22
                     2501
                            KOA
                                                        NOT USED
                                     DEFB
                                              23H
                     2502
                            KOB
0786
        23
                                                        ;HEX 1
                                              01 R
0787
        01
                     2503
                            KOC
                                     DEFB
0788
                     2504
                            KOD
                                     DEFB
                                              05H
                                                        :HEX 5
        05
                                                        ;HEX 9
0789
                     2505
                            KOE
                                     DEFB
                                               09H
        09
                                     DEPB
                                              ODH
                                                        ;HEX D
                            KOP
                     2506
078A
        OD
                                                        ;STEP
                                              13H
                                     DEFB
078B
        13
                     2507
                            K10
                                                        ;TAPERD
        1P
                                              1PH
078C
                     2508
                            K11
                                     DEFB
                            K12
                                     DEFB
                                              OOH
                                                        :HEX O
078D
        .00
                     2509
                                                        ; HEX 4
                            K13
                                     DEFB
                                               04H
                     2510
Q78E
        04
```

LOC	OBJ	CODE	M	STMT	SOURCE ST	ATEMENT		
078F	08			2511	K14	DEFB	08H OCH	;HEX_C
0790	oc			2512	K15 K16	DEFB DEFB	12H	;GO
0791	12 1E			2513 2514	K17	DEFB	1EH	TAPEVE
0792 0793	1.4			2515	K18	DEFB .	1AH	CBR
0794	18			2516	K19	DEFB	18H	; PC
0795	18			2517	K1A	DEFB	1BH	;REG
0796	19			2518	K1B	DEPB	19H	;ADDR
0797	17			2519	K1C	DEFB	17H 1DH	;DEL :RELA
0798	1D			2520 2521	K1D K1E	DEFB DEFB	15H	;SBR
0799	15 11			2521	K1F	DEFB	118	-
079A 079B	14			2523	K20	DEPB	14H	;DATA
079C	10			2524		DEFB	10H	;+
0790	16			2525	K22	DEFB	16H	;INS
079E	1C			2526		DEFB	1CH	HOVE
				2527 2528	į			
				2529				
				2530				•
079P	30			2531		DEFB	030H	; 1
07A0	02			2532	_	DEFB	002#	
~ 07A1	. 02			2533		DEFB	002H 0FH	191
07A2	OF			2534		DEFB DEFB	1FH	יףי
07A3 - 07A4	1F Al			2535 2536		DEFB	OAIH	u
- 07A5	00			2537		DEFB	0	•
07A6	00			2538		DEFB	Ō	
07A7	00			2539		DEFB	0	
07A8	00			2540		DEFB DEFB	0	•
07A9	00			2541 2542		DEFB	0	
07AA 07AB	00 03			2543		DEFB	3	;'R'
O7AC	03			2544		DEFB	3	; 'B'
O7AD	8F			2545	1	DEFB	8FH	; 'E'
O7AE	02			2546		DEFB	2	'p'
O7AF	17			2547		DEFB DEFB	1FH OAEH	; ·§ ·
07B0 07B1	AE O2			2548 2549		DEFB	02H	; : <u>-</u> :
07B1	AE			2550		DEFB	PAEH	;'S'
07B3	B6			2551		DEFB	0B6H	; 'Y'
07B4	ΑE			2552		DEFB	OAEH	;'S' :'P'
07B5	1F			2553		DEFB DEFB	1FH OAEH	'S'
07B6	AE Q2			2554 2555		DEFB	02	. · _ •
07B7 07B8	03			2556		DEFB	03	;'R'
07B9	03			2557		DEFB	63	; 'R'
O7BA	8F			2558		DEFB	8FH	; 'E'
<b>07BB</b>	00			2559		DEFB	O OAEH	: '8'
O7BC	AE			2560 2561		DEFB	ORFH	. 151
07BD 07BE	8F B3			2562		DEFB	овзн	ָים'; ים';
07BF	00			2563		DEFB	0	
07C0	AE			2564		DEFB	OAEH	;'8'
07C1	В3			2565		DEFB	ОВЗН О	, 'D'
07C2	00			2566 2567		DEPB DEFB	0	
07C3 07C4	OO OF			2568		DEFB	OPE	;'F'
07C5	AE			2569		DEFB	OAEH	;'S'
07C6	8F			2570	)	DEFB	08FH	; 'E'
07C7	00			2571		DEFB	0	; 'P'
07C8	OP			2572		DEFB DEFB	OFH O	; · F ·
07C9	00			2573 2574		DEFB	ů	
O7CA O7CB	. 00			2575		DEFB	ŏ	
07CC	02			2576		DEFB	02H	; !-!
07CD	BE			2577	7	DEFB	OBEH	; 'G'
07CB	8P			2578		DEFB	OSPH	;'E' :'R'
07CF	03			2579	_	DEFB DEFW	03H 3F0PH	'AF'
07D0	OF			2580 2581		DEFW	CA78DH	; 'BC'
07D2 07D4	8D 8F			2582		DEFW	OB38PH	;'DE'
07D6		37.		258	-	DEFW	3785H	;'HL'
07D8		3F		2584		DEFW	3F4FH	;'AF.
07DA	CD			258		DEFW	OA7CDH OB3CFH	;'BC.'
07DC	CF			2586 258		DEFW DEFW	37C5H	;'HL.'
07DE 07E0		37 30		258		DEFW	3007H	'X'
07E2		30		258		DEFW	3CB6H	;'IY'
07E4		AE		259	0	DEFW	OAEIFH	;'SP'
07B6	OF	30		259		DEFW	300FH	;'IF'
07E8	37	OP		259	4	DEFW	0F37H	, FR

```
LOC
        OBJ CODE M STMT SOURCE STATEMENT
                                                       ; 'FL'
                     2593
                                    DEFW
                                              OF85H
07EA
        850F
07EC
        770F
                     2594
                                    DEFW
                                              OF77R
                                                      PL.
                                                        'FH. '
                                              OFC5H
                                    DEF#
07EB
        C50F
                     2595
                                                      ;'0'
        BD
                     2596
                           SEGTAB
                                    DEPB
                                              OBDH
OFF0
                     2597
                                    DEFB
                                              30H
                                                        '1'
07F1
        30
                                                                                 J.
                                                       121
07F2
                     2598
                                    DEFB
                                              09BH
        98
                                                      ;'3'
                                              OBAH
                     2599
                                    DEFB
07F3
        BA
                                                        141
07F4
        36
                     2600
                                    DEFB
                                              368
                                                        151
07F5
        AE
                     2601
                                    DEFB
                                              OAEH
07F6
        AF
                     2602
                                    DEFB
                                              OAPH
                                                        '6'
                                    DEFB
                                              38H
                     2603
07F7
        38
                                                        181
                     2604
                                    DEFB
                                              OBPH
07F8
        BF
                                              OBEH
                                                       191
07F9
        BE
                     2605
                                    DEFB
                                                        'A'
O7FA
        3F
                    2606
                                    DEFB
                                              3FH
                                                        'B'
07FB
        A7
                    2607
                                    DEFB
                                              OA7H
                                                        'C'
                     2608
                                    DEFB
                                              08DH
07FC
        8D
                                    DEFB
                                              OB3H
                                                        'D'
O7FD
        B3
                     2609
                    2610
                                    DEFB
                                              08FH
                                                       ; 'B'
        8F
O7FE
O7FF
        OF
                    2611
                                    DEPB
                                             OPH
                                                      ; 'F'
                    2612
                    2613
                           ; SYSTEM RAM AREA:
                    2614
1F9F
                    2615
                           USERSTK ORG
                                             1F9FH
1F9P
                    2616
                                    DEFS
                                             16
                    2617
                           SYSSTK: ORG
1FAF
                                             1PAFH
                    2618
                           STEPBF
                                    DEFS
1 PAP
                           DISPBP
                                             6
                    2619
                                    DEFS
1FB6
                    2620
                           REGBP:
1PBC
                    2621
                           USERAF
                                    DEFS
                                             2
1 PBE
                    2622
                           US ERBC
                                    DEFS
                                             2
1FC0
                    2623
                           USERDE
                                    DEFS
                                             2
                    2624
                                    DEPS
1FC2
                           USERHL
                                             2
1PC4
                    2625
                           UAPP
                                    DEFS
                                             2
1FC6
                    2626
                           UBCP
                                    DEFS
                                             2
1PC8
                    2627
                           UDEP
                                    DEPS
                                             2
1 PCA
                    2628
                           UHLP
                                    DEPS
                    2629
                                             2
1FCC
                           USERIX
                                    DEFS
1 FCE
                    2630
                           USERIY
                                    DEPS
                                             2
1FD0
                    2631
                           USERSP
                                    DEPS
                    2632
                           USERIP
                                    DEFS
1FD2
1PD4
                    2633
                           FLAGH
                                    DEFS
                                             2
                    2634
                                             2
1 FD6
                           FLAGL
                                    DEFS
1FD8
                    2635
                           FLAGHP
                                    DEPS
                                             2
1 PDA
                    2636
                           FLAGLP
                                    DEFS
                                             2
1FDC
                    2637
                           USERPC
                                    DEPS
                                             2
                    2638
                           ADSAVE
1 PDE
                                    DEPS
                                             2
                    2639
                                                      ; Contains the address being
                    2640
                                                      ;displayed now.
1FEO
                    2641
                           BRAD
                                    DEFS
                                                      ;Break point address
1FE2
                           BRDA
                    2642
                                    DEES
                                                      ;Data of break point address
                                             i
                           STMINOR
1FE3
                    2643
                                   DEFS
                                             1
                                                      ;Minor state
1FE4
                    2644
                           STATE
                                    DEFS
                                             1
                                                      ;State
1PE5
                    2645
                           POWERUP
                                   DEFS
                                             1
                                                      : Power-up initialization
                                                      ;Flag, bit C -- set when function
1PE6
                    2645
                           TEST
                                    DEPS
                                                             or subfunction key is hit.
                    2647
                    2648
                                                             bit 7 -- set when illegal key
                    2649
                                                                    is entered.
1FE7
                    2650
                           ATEXP
                                    DEPS
                                             1
                                                      Temporary storage
                                             2
1PE8
                           HLTEMP
                                    DEFS
                  - 2651
                                                      ;Temporary storage
1 PEA
                    2652
                           TEMP
                                    DEPS
                                             4
                                                      ;See comments on routine GDA.
                                                      ;Contains the address of Opcode 'FF'
1FEE
                    2653
                           IM1AD
                                    DEFS
                                             2
                    2654
                                                      ;service routine. (RST 38H, mode
                    2655
                                                      ;1 interrupt, etc.)
1FF0
                    2656
                          BEEPSET DEFS
                                             1
                                                      ;Default value is 55H
1PF1
                    2657
                           FBEEP
                                    DEPS
                                             1
                                                      Beep frequency
1FF2
                                             2
                    2658
                           TBEEP
                                   DEFS
                                                      ;Time duration of beep
```

END

```
ADDRDP 0665
               2281 1262 1462 1523 1636
               ADSAVE 1FDE
                                         699 732 745 793
                                                              822 839
ATEXP 1FE7
               2650
                    221
                          238
                               274
                                    280
BEEP
               2399 384
       06CB
               2656 2388 2403
BEEPSE 1PFO'
               2067 2061
BITEND 05D9
               2537 1349
BLANK
       07A5
BLOOP
       055P
               1895 1899
                514
                    525
                          535
                               545
BR1
       0115
BRAD
               2641
                    229
                          364
                               602 1024 1386 1474
       1FE0
               1301
BRANCH 03B0
                     431
                          455
                               515
                     230
BRDA
       1FE2
               2642
                          362 1477
BRRSTO 00D4
                362
                     351
BRTEST 0421
               1470
               1378
                    742
CLRBR 03DE
COLDEL 00C9
                27 2231
CONT28 003E
                217
                     163
COUNT 056F
               1947 1965 1972
                968 2467
       026E
DAD
DATADP 0671
               2298 1467
DDA
       026E
                969 2468
DECODE 0518
               1758 1733 1735 1738 1740
                963 2465 2466 2466 2467 2468 2469 2470 2471 2472 2473
DPIX
       026B
                    2474 2475
              16 115
2619 348
                               279 1091 2007 2014 2094 2230 2238
DIGIT 0002
                         237
DISPBP 1FB6
                          441
                               858 1447 1454 1483 1527 1535 1642 1673
                    2282 2299
DMA
       0279
                981 2470
DOM V
                672 724
       0187
                995 2474
DRGAD
       028A
       028A
                996 2475
DRGDA
DRGFIX C26B
                964 2469
       0295
               1006 1004
DRGNA
DRL
       0279
                980 2471
DRL4
       051A
               1769 1778
DRT
       0279
                978 2473
DSTEP
       0286
                992 989
DTAB
       0763
              2465 534
                979 2472
DWT
       0279
RIDI
       02B2
               1048 1046
ENCODE 0523
              1781 1746 1748 1752 1754
ENDPUN 031C
               1175 1135 1141 1219
              1218 1298
ENDTAP 034D
      0525
BRL4
              1791 1799
               1221 1119 1167 1189 1285 1288 1296
ERROR 0353
ERR
       07A9
              2541 1221
ERR SP 07B5
              2553 329
F1KHZ
                29 2086
       0041
F2KHZ
       001F
                31 2089
              2657 2390 2400
PBEEP
       1FF1
FOONV
       04C4
              1687
                    756 1655
FCONV1 04DA
              1732
PCONV2 04F9
              1743 1731
FILEDP 038A
               1265 1266
              2633 1734 1743
FLAGE 1FD4
              2635 1739 1751
2634 1736 1747
PLAGHP 1FD8
FLAGL 1PD6
FLAGLP 1FDA
              2636 1741 1753
FLAGX
      04D6
              1722 1700
GAD
       029C
              1023 2478
GDA
       029C
              1024 2479
GETBIT 056B
              1904 1893 1895 1900
GETBYT 055A
              1882 1874
GETP
       053D
              1841 1113
GETPTR 053A
              1827 1210 1278 1809
              1017 2476 2477 2477 2478 2479 2480 2481 2482 2483 2484
GPIX
       0299
                   2485 2486
GNV
       02E4
              1112
                   672 2481
              1019 2485
GRGAD
       0299
GRGDA
       0299
              1020 2486
GRGFIX 0299
              1018 2480
GRL
       0306
              1144 2482
GRT
       035A
              1226 2484
GTAB
       076F
              2476
                    544
GWT
       0324
              1182 2483
HAD
       0202
               839 2445
FDA
       OIEF
               822 2446
HEX7
       0689
              2337 2316 2324
HEX75G 0678
              2314 2284 2286 2300
HPIX -- OIEC
             <u>- 816 2443 2444 2444 2445 2446 2447 2448 2449 2450 2451</u>
                   2452 2453
```

```
CROSS REFERENCE
 SYMBOL
          VAL M DEFN REFS
 HLTEMP 1FE8
                 2651
                       162
                             239
                                   281
                                        287
                  871 2448
 HHY
         0220
 ERGAD
         0212
                  855 2452
 HRGDA
         0230
                  888 2453
 HRGFIX 0212
HRL 0220
                  856 2447
                  870 2449
 HRT
         0220
                  868 2451
 HTAB
         074B
                 2443
                       513
                  869 2450
 HIT
         0220
         0240
 IAD
                  913 2456
 IDA
         0240
                  914 2457
 IFIZ
         023D
                  908 2454
                            2455 2455 2456 2457 2458 2459 2460 2461 2462
                      2463
                            2464
 IGNORE 03BB
                1336
                       557
                             580
                                   594
                                        600
                                              616
                                                   630 643
                                                              692
                                                                    708 719
                       816
                             825
                                   910
                                        936
                                             965
                                                   991 1020
 IMIAD
         1PEE
                 2653
                       207 1373
 IMV
         024B
                 926.2459
 INI
         03C1
                1347
                       123
 INI1
                1363 1368
         03C7
 INI2
        03C9
                1364 1365
 INI3
        06B3
                2382 1371
 INI4
        03D8
                1372 2397
 IRGAD
        C25C
                 941 2463
 IRGDA
        025C
                 942 2464
IRGFIX 023D
                 909 2458
        0267
IRGNA
                 952
                       950
                 925 2460
IRL
        024B
IRT
        024B
                 923
                      2462
ISTEP
        0258
                 937
                       932
ITAB
        0757
                2454
                       524
IWI
        024B
                 924 2461
KO
        077B
                2491
        0785
KOA
                2501
KOB
        0786
                2502
2503
KOC
        0737
KOD
                2504
        0788
KOE
        0789
                2505
KOF
        078A
                2506
K1
        077C
                2492
K10
        078B
                2507
K11
        078C
                2508
K12
        078D
                2509
K13
        078E
                2510
        078F
                2511
K14
               2512
K15
        0790
K16
        0791
               2513
K17
        0792
               2514
K18
               2515
        0793
K19
                2516
        0794
               2517
Kla
        0795
KIB
        0796
               2518
K1C
        0797
               2519
KID
               2520
        0798
               2521
K1E
        0799
               2522
KIP
        079A
K2
        077D
                2493
K20
               2523
        079B
£21
        079C
                2524
K22
        079D
                2525
K23
        079E
                2526
K3
        077E
                2494
K4
        077F
                2495
K5
        0780
               2496
K6
        0781
                2497
K7
        0782
               2498
K8
        0783
               2499
        0784
               2500
K9
                 764 2436
KADDR
        OLDE
KCBR
        01CC
                 738 2437
               2227 2265
KCOL
        062D
        0135
                 565 2430
KDA TA
                 528 2427
KDEC
        0120
KDEL
        0196
                 686 2433
KEYEXE 00E9
                 392 2411
       061D
               2169
KRYWAP
KEYTAB
       077B
               2490 2169
KPUN
        0741
               2434
                      453
KGO
        0125
                 538 2428
        0111
KHEX
                 507
                     403
KIN
        0000
                  18 2001 2008 2240
                 518 2425 2426 2426 2427 2428 2429 2430 2431 2432 2433
KINC
        011B
```

```
UROSS REPERENCE
SYMBOL VAL M DEFN REPS
       0150
                610 2432
KINS
                787 2439
KHV
       01E2
                727 2434 2435 2435 2436 2437 2438 2439 2440 2441 2442
KPC
       01C2
                750 2438
KREG
       01D6
                790 2440
KRL
       01E2
               2244 2256
KRON
       0647
        01E8
                801 2442
KRT
KSBR
       0147
                587 2431
                548 2429
KSTEP
       012A
               2424
                    430
KSUBFU 0737
                797 2441
KWT
        01E8
LEAD
       0360
               1229 1240 1258 1272
LEAD1
       0367
               1236 1246
LEAD2
       0371
               1250 1251
LOCPT
               1651 1648
       0445
               1682 1628
LOCRG
       04BE
LOCRGB 04BB
               1676
                     888
LOCSTB 0455
               1538
                     871 1519
               1550
                     930
                          988 1531
LOCSTN 045P
               2001 2004
LOOPH
       058F
               2008 2011
LOOPL
       0599
MAIN
       OODE
                379
                     387
MEMDP1 0402
               1444
                     768
                           851
                     371
                                604
                                     682
                                           733
                                                746
                                                    835
                                                          919 974 1177
MEMDP2 040B
               1451
                           574
                 33 2017
MPERIO 002A
                     258
               2531
MPF I 079F
MAND.
       0300
               1136 1126
NM I
       0056
                266 174 1372
NOKEY
               2255 2247
      064D
NOTONE OGDD
               2409 2405
OLCOP 05B7
               2042 2045
ONE 1K 0004
ONE 2K 0004
                 47 2066
                 48 2064
               2057
       05C9
OUTO
               2063 2056
OUT1
        05D2
OUTBIT 05C4
               2050 2041 2043 2047
               2033 2028
OUTBYT 05B1
                     107. 276
P8255
       0003
                 15
               1991 1236 1250 1947
PERIOD 058C
PCWERU 1FE5
               2645
                     121 2382
               1402
                     827
                          890 1422
PRECL1 03EE
                     840
               1416
                           875
PRECL2 03FA
               1036
                     562
PREOUT 02A3
PREPC
       0021
                133
                     131
                     122 1370
PWCODE 00A5
                 19
               2110
                    130
                          331
                                334 598
                                           628 707 824 2358
RAMCHK 05F6
               2358 2362
RAMT
        069A
RAMTES 0694
               2355
REGBF 1FBC
               2620 1049 1682
REGDP8 0473
               1600 864
               1606 582
                           897
                                952 1006
REGDP9 0477
               2574
        07CA
ROS
                     753
RESET1 0032
                     140
                181
RESET2 0054
                248. 183
RGNADP 04AB
               1659 1624
RGSAVE 0074
                281
               1611 1604
RGSTIN 0479
RGTAB 07D0
               2580 1666
ROMTES 06A6
               2375
                143
        0028
RST28
                156
        0030
EST30
RST38
        0038
                194
SAV12
        0412
               1456 1450
        05FE
               2136 381
SCAN
               2191 1265 1364 2153 2162 2162 2163
SCAN1
        0624
SCLOOP 0618
SCNX
        060D
               2153 2156
               2152 2145 2154
SCPRE
        050B
                 17 1230 1277 2228 2234
SEG7
        0001
SEGTAB 07F0
               2596 2339
SETIF
       00A4
                320 318
               1487 1491 1530
SETPT
       0434
SETPT1 0433
               1486 1481
SETSTO CODO
                353 263
                           332 335 347 1222
SEORTP 057E
               1966 1956
SKIPH1 0183
                645
                     641
SKIPH2 C1B8
                721
                     717
SQWAVE OSEA
               2094 2099
                    361
                           443 514 1396 1456 1556 1617 1637
STATE 1PE4
               2644
                    623 627 645 680 706 721 723 796 1112 1122
1132 1144 1153 1192 1198 1218 1227 1254 1260 1292
STEPBP 1FAP
               2618
                    1545 1840
                                Page 38
```

```
CROSS REFERENCE
  SYMBOL VAL M DEFN REPS
  STEPDP 043A
                1513 305
                            885 937
                                       992
                 2560 1564
  STEPTA 07BC
  STM INO 1FE3 - 2643 451
                            859
                                  926
                                       942 931 996 1543 1569 1618 1643
                      1681 1693
                 1813 2378
         0531
  SUM1
         0520
                 1803 1183 1290
                 1821 1823
  SUMCAL 0532
  SUNOK 0632
                 2381 2379
  SYSSTK 1FAF
                      116
                 2617
                            322
                                  380
  SYS SP C7AF
                 2547
                       341
  TAPE IN 054D
                 1262 1257 1287
  TAPEOU 05A7
                2021 1203 1213 2030
  TBEEP 1FF2
                2658 2392 2402
  TEMP.
         1FEA
                2652 1036 1048 1079 1094 1228 1267
 TERR
         0587
                1985 1952
                            413 1337 1408 1413 2138
 TEST
         1FE6
                2646 252
 TESTM
         03E5
                      552
                1389
                            569 592 614 690
 TESTRG 013E
                 578 571
 TLOOP
                1874 1877
         054F
 TNEXT
         06A0
                2361 2359
 TONE
         05E4
                2090 2087 2408
                2085 1197 2067
2088 1209 1217 2059 2065
 TONEIK OSDE
 TONE2K 05E2
 UAFP
         1FC4
                2625 1737 1755
         1FC6
 UBCP
                2626
 UDEP
         1FC8
                2627
 UHLP
         1FCA
                2628
 USERAP IFEC
                2621 1068 1092 1732 1749
 USERBC 1FBE
                2622
 USERDE 1FC0
                2623
 USERHL 1FC2
                2624
 USERIF 1FD2
USERIX 1FCC
                2632
                      181
                           312
                                 320 1037 1069 1717
                2629
 USERIY 1FCE
                2630
                      289
 USERPC 1FDC
                2637
                      133
                            285
                                 731
 USERSP 1FD0
                2631
                      250
                           288
                                 328 1067
 USERST 1F9F
                2615
                      249
                            345
 ZERO_1 0002
                  49 2060
 ZERO_2 0008
                  50 2058
· ZSUY
        0071
                  20
                     191
```

## E & L BILL OF MATERIAL LISTING

) :	BOM	# 341-00	080 THE FOX	-MT-:	BOZ
	LINE	COMPONENT	DESCRIPTION	QTY	LVL
•					
	1	101-0005	BOM REV F		1
-	2	413-0171	FOX EXPNSN BD ASSY	1	1
)	. 3 4	711-0234	FOX EXPNSN FC BD R/B	1	2
· ·		503-0098	SN74LS00	1	2
	5	503-0121	SN74LS155 74LS367	1 7	2 2
1	6	503-0124		2	
on one page	. 7	503-0125	RCA CD4042AE	2 1	
	8	503-0128	SN74L3148	1	2 2 2 2 2 2 2 2 2 2 2 2
1.	9	503-0129	SN74LS245	1	
-	10	503-0218	SN74LS74	_	2
	11	503-0097	SN74LS02	i 1	 
1	12	503-0183	74LS373		
-	13 .	503-0039	SN7407	1	
1	14	503-0120	SN74LS04	1	1
	15	<b>– i</b>			1
,	16	- 1	•		1 1
1, -	17		OCOMO A CARL ARE OLIM MA	3	2
- 1	. 18	511-0039	CCRES 1/4W 1K OHM 5% CCRES 1/4W 10K OHM 5%	7	
	19	511-0062 511-0080	CCRES 1/4W 10K OHN 5%	2	2
1	20 21	516-0002	10K COM SIP PRES	2	
,	22	516-0002	100K COM SIP 9 RES	i	2
	23	516-0003	1K SERIES SIP 4RES	4	2 2 2 2 2
1	24	- 1	THE CERTIFIC CATE THE C	•	_ i
	25	_ 1			i
-	26 26	- 1	•		- 1
,	27	- 1			1
	28	- i	•		1
1	29	524-0033	10UF TAN CAP 20V 1.5"	4	2
)	30	520-0008	CER CAP . 01 MFD. 50V	3	2
	31	- 1			i
-	32		•		1
)	33	- i			1
-	34	<b>–</b> 1			i
	35	501-0009	IN4003 DIODE	2	2
)	36	501-0031	IN995 DIODE -	1	2
	37	551-0005	· MINI RED LED 100 CENT*	16	2
e de la companyone	38	633-0093	FOX SK10/IF 44 SKT LBL	i	2
	** 39	633-0094	FOX IF33 SKT LBL	1	2
	40	579-0001	8 POSN DIP SWITCH	2	2
	41	415-0001	SK10-PL UNIV SKT NEW	1	2
	42	415-0018	SK-50 IF-33 HF SKT R/-	1	2
	43	415-0021	SK10 HALF/IF44 R/A	1	2
	44	540-0020	346-56-520-801 CONNEDA	1	2
	45	615-0041	#4X1/4 NYLON SPACER	4	2
_	46 _	605-0059	4-40X1/2"FLHD SCREW	7	2
	47	605-0075	#4-40X7/8 FL HD	4	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
-	48	,607-0001	#4 SPLIT LW 1/32	11.	
<u> </u>	49	606-0009	4-40X3/16" HEXNUT SMAL	11	. 2

# E & L BILL OF MATERIAL LISTING

BOM	# 341-0	0080 THE FOX	MT-8	3OZ
LINE	COMPONENT	DESCRIPTION	QTY	LVL
50	542-0005	14 PIN DIP SKT STD.	5	2
51	542-0008	16 PIN DIP SKT STD .	11	2
52	542-0033	20PIN DIP SKT COM ST	D 2	2
53	542-0016	40 PIN DIP SKT COM S	TD 1	2
54	· 633-0096	FOX SPKR/BD LBL	2	2
55	589-0014	20 COND FLEX CABLE 2	LG 2	. 2
56	571-0015	SPST PWR SWITCH ALCO	<u>1</u>	2
57	572-0010	SPDT PB SW ( SHAWDOW	) i	2 2 2
58	542-0017	24 PIN DIP SKT COM S	TD 1	2
59	546-0008	3.5MM PHONE JACK 300	ND 1	2
60	- 1			i
61	- 1			1
62	<b>- i</b>			1
63	412-0016	HOUSING ASSY FOX	i	1
64	620-0012	FOX CASE PFC	<b>1</b>	
65 .	633-0092	FOX PACKAGE LABEL	· 1	2
66	611-0006	RBBR BMPRS SMITH #24	51 4	2 2 2 2 2 2
67	735-0004	MEROF MOD W/ 9V ADET	R 1	2
68	605-0076 <sup>°</sup>	6-19X1/2 PLSTTE BLK	පි	2
69	619-0017	FX KYPD RTNR PLTE R	/A 1	2
フロ	619-0018	FINISH FOR 6190017	1	2 2
71	633-0098	E&L ADDRS & LOGO W/B	1	2
72	<b>–</b> 1			1
73	413-0172	HEAT SINK PLATE ASSY	1	1, 2
74	619-0015	FOX BD HEATSINK	1	2
75	619-0016	FINISH FOR 6190015	1	2
76	605-0025	4-40 X 1/4" FAN HD.	SD 3	2
77	606-0009	4-40X3/16" HEXNUT SM	AL 3	. 2
78.	504-0013	LM320T-12 7912 CKC	1	2
79	504-0009	LM340T-12/ 7812 CKC	1	2 2 2
80	617-0010	TO-220 NYLON BUSHING		2
81	616-0012	SIL PAD 7403-09FR-54	2	2 2
82	504-0005	MOT 78050	i	2
83	- 1			1
84	– i			1.
<b>85</b> .	801-0246	FOX USER MAN R.	/A 1	1

,